AS1916 datasheet(7/13 Pages) AMSCO

7 / 13 page

www.austriamicrosystems.com

Revision 1.00

7 - 13

AS1916 - AS1918

Data Sheet - D e t a i l e d D e s c r i p t i o n

8 Detailed Description

The AS1916 - AS1918 supervisory circuits were designed to generate a reset when the monitored supply voltage falls

below its factory-trimmed trip threshold (see VTH on page 4), and to maintain the reset for a minimum timeout period

(see tRP on page 4) after the supply has stabilized.

The integrated watchdog timer (see Watchdog Input on page 8) helps mitigate against bad programming code or clock

signals, and/or poor peripheral response.

The active-low manual reset input (see Manual Reset Input on page 8) allows for an externally activated system reset.

RESET/RESETN

Whenever the monitored supply voltage falls below its reset threshold, the RESET output asserts low or the RESETN

output asserts high. Once the monitored voltage has stabilized, an internal timer keeps the reset asserted for the reset

timeout period (tRP). After the tRP period, the RESET/RESETN output returns to its original state (see Figure 10).

Figure 9. Functional Diagram of VCC Supervisory Application

Figure 10. Reset Timing Diagram

AS1916 - AS1918

Reset Timeout

Delay Generator

Watchdog Transition

Detector

Watchdog

Timer

–

VCC

1.26V

GND

VCC

WDI

RESETN/

RESET

MRN

tRD

tRP

tRD

VTH

VCC

RESETN

RESET

GND

AS1916 数据表(PDF) 7 Page - ams AG

AS1916 数据表(HTML) 7 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

数据表下载