| 数据搜索系统,热门电子元器件搜索 |
|
AS5043ASST 数据表(PDF) 11 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS5043ASST 数据表(HTML) 11 Page - ams AG |
|
11 / 36 page ![]() AS5043 Data Sheet – Analog Output www.austriamicrosystems.com Revision 1.80 11 – 36 Vref 0° 90° 180° 270° 360° 0% analog output voltage angle 100% 90% 10% normal operating area In an error case, the output voltage is in the grey area 11.1.2 Diagnostic Output Mode Figure 9: Diagnostic Output Mode In Diagnostic Output Mode (see Figure 9) the analog output of the internal DAC ranges from 10% - 90% Vref *). In an error case, either when the supply is interrupted or when the magnetic field is in the “red” range, (see Table 3) the output is switched to 0V and thus indicates the error condition. It is possible to enable the analog output permanently (it will not be switched off even if the magnetic field is out of range). To enable this feature an OTP bit in the factory setting must be set. The corresponding bit is FS6. See application note AS5040-20 (Extended features of OTP programming) for further details. The application note is available for download at the austriamicrosystems website. The analog and digital outputs will have the following conditions: Status DAC Output Voltage SSI Digital Output Normal operation 10% - 90% Vref *) #0 - #1023 (0°-360°), MagRngn = 1 Magnetic field out of range < 10% Vref *), DAC output is switched to 0V #0 - #1023 (0°-360°) out of range is signaled in status bits: MagInc=MagDec=LIN=1, MagRngn= 0 Broken positive power supply (VOUT pull down resistor at receiving side) < 10% VDD **) Broken power supply ground (VOUT pull down resistor at receiving side) < 10% VDD **) Broken positive power supply (VOUT pull up resistor at receiving side) > 90% VDD **) Broken power supply ground (VOUT pull up resistor at receiving side) > 90% VDD **) with pull down resistor at DO (receiving side), all bits read by the SSI will be “0”- s, indicating a non-valid output *) Vref = internal: ½ * VDD5V (pin #16) or external: VDACref (pin#9), depending on Ref_extEN bit in OTP (0=int., 1=ext.) **) VDD = positive supply voltage at receiving side (3.0 – 5.5V) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |