DM9010EP datasheet(39/62 Pages) DAVICOM

39 / 62 page

DM9010

Single Chip Ethernet Controller with General Processor Interface

Preliminary

Version: DM9010-17--DS-P04

Jan. 18, 2006

16.7

F_LINK_100

0, RW

Force Good Link in 100Mbps

0 = Normal 100Mbps operation

1 = Force 100Mbps good link status

This bit is useful for diagnostic purposes

16.6

Reserved

0, RW

Reserved

Force to 0 in application.

16.5

Reserved

0, RW

Reserved

Force to 0 in application.

16.4

RPDCTR-EN

1, RW

Reduced Power Down Control Enable

This bit is used to enable automatic reduced power down

0 = Disable automatic reduced power down

1 = Enable automatic reduced power down

16.3

SMRST

0, RW

Reset State Machine

When writes 1 to this bit, all state machines of PHY will be

reset. This bit is self-clear after reset is completed

16.2

MFPSC

1, RW

MF Preamble Suppression Control

MII frame preamble suppression control bit

1 = MF preamble suppression bit on

0 = MF preamble suppression bit off

16.1

SLEEP

0, RW

Sleep Mode

Writing a 1 to this bit will cause PHY entering the Sleep

mode and power down all circuit except oscillator and clock

generator circuit. When waking up from Sleep mode (write

this bit to 0), the configuration will go back to the state

before sleep; but the state machine will be reset

16.0

RLOUT

0, RW

Remote Loopout Control

When this bit is set to 1, the received data will loop out to the

transmit channel. This is useful for bit error rate testing

8.9 DAVICOM Specified Configuration and Status Register (DSCSR) - 17

Bit

Bit Name

Default

Description

17.15

100FDX

1, RO

100M Full Duplex Operation Mode

After auto-negotiation is completed, results will be written to this

bit. If this bit is 1, it means the operation 1 mode is a 100M full

duplex mode. The software can read bit [15:12] to see which mode

is selected after auto-negotiation. This bit is invalid when it is not in

the auto-negotiation mode

17.14

100HDX

1, RO

100M Half Duplex Operation Mode

After auto-negotiation is completed, results will be written to this

DM9010EP 数据表(PDF) 39 Page - Davicom Semiconductor, Inc.

DM9010EP 数据表(HTML) 39 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载

链接网址

DM9010EP 数据表(PDF) 39 Page - Davicom Semiconductor, Inc.

DM9010EP 数据表(HTML) 39 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表 下载

链接网址

数据表下载