PixArt Imaging Inc.

PAS202BCB/PAS202BBB

CMOS Image Sensor IC

All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

12

PixArt Imaging Inc.

V2.0, May 2002

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

23

24

25

26

27

28

VLRST

VSSAY

VDDA

VSSA

VRB

PXD<0>

PXD<2>

PXD<9>

PXD<8>

PXD<1>

SYSCLK

PXCLK

HSYNC

VSYNC

-- Bottom View --

22

PXCLK Timing Specification @12M Hz

Symbol

Parameter

Min.

Typ.

Max.

Unit

Low period of the PXCLK duty cycle

40%

50%

60%

%

High period of the PXCLK duty cycle

40%

50%

60%

%

Rise time signal

10

ns

Fall time signal

10

ns

Capacitive load for each bus line

15

pF

6. Package Information

6.1. Pin Connection Diagram

PXCLK