数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM2618CD 数据表(PDF) 8 Page - Wolfson Microelectronics plc

部件名 WM2618CD
功能描述  Dual 12-Bit Serial Input Voltage Output DAC
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM2618CD 数据表(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM2618CD Datasheet HTML 2Page - Wolfson Microelectronics plc WM2618CD Datasheet HTML 3Page - Wolfson Microelectronics plc WM2618CD Datasheet HTML 4Page - Wolfson Microelectronics plc WM2618CD Datasheet HTML 5Page - Wolfson Microelectronics plc WM2618CD Datasheet HTML 6Page - Wolfson Microelectronics plc WM2618CD Datasheet HTML 7Page - Wolfson Microelectronics plc WM2618CD Datasheet HTML 8Page - Wolfson Microelectronics plc WM2618CD Datasheet HTML 9Page - Wolfson Microelectronics plc WM2618CD Datasheet HTML 10Page - Wolfson Microelectronics plc  
Zoom Inzoom in Zoom Outzoom out
 8 / 10 page
background image
WM2618
Production Data
WOLFSON MICROELECTRONICS LTD
PD Rev 1.1 October 2000
8
SERIAL
INTERFACE
REGISTER
D12 = X
D15 = HIGH
DOUBLE
BUFFER LATCH
LATCH B
TO DAC B
LATCH A
TO DAC A
Figure 2 Latch A Write, Latch B Update
LATCH B AND DOUBLE BUFFER WRITE (D15 = LOW, D12 = LOW)
The SIR data are written to both latch B and the double buffer. Latch A is unaffected.
SERIAL
INTERFACE
REGISTER
D12 = LOW
D15 = LOW
DOUBLE
BUFFER LATCH
LATCH B
TO DAC B
LATCH A
TO DAC A
Figure 3 Latch B and Double Buffer Write
DOUBLE BUFFER ONLY WRITE (D15 = LOW, D12 = HIGH)
The SIR data are written to the double buffer only. Latch A and B contents are unaffected.
SERIAL
INTERFACE
REGISTER
D12 = HIGH
D15 = LOW
DOUBLE
BUFFER
LATCH B
TO DAC B
LATCH A
TO DAC A
Figure 4 Double Buffer Only Write
OPERATIONAL EXAMPLES
1. changing the latch A data from zero to full code
Assuming that latch A starts at zero code (e.g., after power up), the latch can be filled with 1s
by writing (bit D15 on the left, D0 on the right)
1X0X 1111 1111 1111
to the serial interface. Bit D14 can be zero to select slow mode or one to select fast mode.
The other X can be zero or one (don’t care).
The latch B contents and DAC B output are not changed by this write unless the double
buffer contents are different from the latch B contents. This can only be true if the last write
was a double buffer-only write.
2. changing the latch B data from zero to full code
Assuming that latch B starts at zero code (e.g., after power up), the latch can be filled with 1s
by writing (bit D15 on the left, D0 on the right).
0X00 1111 1111 1111



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com