数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

WM8716 数据表(PDF) 4 Page - Wolfson Microelectronics plc

部件名 WM8716
功能描述  High Performance 24-bit, 192kHz Stereo DAC
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8716 数据表(HTML) 4 Page - Wolfson Microelectronics plc

  WM8716 Datasheet HTML 1Page - Wolfson Microelectronics plc WM8716 Datasheet HTML 2Page - Wolfson Microelectronics plc WM8716 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8716 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8716 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8716 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8716 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8716 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8716 Datasheet HTML 9Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 21 page
background image
WM8716
Production Data
WOLFSON MICROELECTRONICS LTD
PD Rev 3.1 April 2001
4
TEST CONDITIONS
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Analogue Output Levels
Into 10kohm, full scale 0dB,
(5V supply)
1.1
VRMS
Output level
Into 10kohm, full scale 0dB,
(3.3V supply)
0.72
VRMS
To midrail or AC coupled
(5V supply)
1
kohms
Minimum resistance load
To midrail or AC coupled
(3.3V supply)
600
ohms
Maximum capacitance load
5V or 3.3V
100
pF
Output DC level
AVDD/2
V
Gain mismatch channel to
channel
0.5
2
%FSR
Reference Levels
Potential divider resistance
AVDD to VMIDL/VMIDR and
VMIDL/VMIDR to AGND
10
kohms
Voltage at VMIDL/VMIDR
AVSS/2
POR
POR threshold
2.5V
V
BCKIN
DIN
LRCIN
t
BCH
t
BCL
t
BL
t
LB
t
BCY
t
DS
t
DH
Figure 1 Audio Data Input Timing
TEST CONDITIONS
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCKIN pulse cycle time
tBCY
100
ns
BCKIN pulse width high
tBCH
50
ns
BCKIN pulse width low
tBCL
50
ns
BCKIN rising edge
to LRCIN edge
tBL
30
ns
LRCIN rising edge
to BCKIN rising edge
tLB
30
ns
DIN setup time
tDS
30
ns
DIN hold time
tDH
30
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com