| 数据搜索系统,热门电子元器件搜索 |
|
WM8731 数据表(PDF) 13 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8731 数据表(HTML) 13 Page - Wolfson Microelectronics plc |
|
13 / 56 page ![]() WM8731 Advanced Information WOLFSON MICROELECTRONICS LTD AI Rev 2.0 February 2001 13 DIGITAL AUDIO INTERFACE – MASTER MODE BCLK ADCDAT ADCLRC DACDAT DACLRC WM8731 CODEC DSP ENCODER/ DECODER Note: ADC and DAC can run at different rates Figure 3 Master Mode Connection BCLK (Output) ADCDAT ADCLRC/ DACLRC (Outputs) t DL DACDAT t DDA t DHT t DST Figure 4 Digital Audio Data Timing – Master Mode Test Conditions AVDD, HPVDD, DBDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25 oC, Slave Mode, fs = 48kHz, XTI/MCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Audio Data Input Timing Information ADCLRC/DACLRC propagation delay from BCLK falling edge tDL 010 ns ADCDAT propagation delay from BCLK falling edge tDDA 010 ns DACDAT setup time to BCLCK rising edge tDST 10 ns DACDAT hold time from BCLK rising edge tDHT 10 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |