数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8733 数据表(PDF) 9 Page - Wolfson Microelectronics plc

部件名 WM8733
功能描述  102dB Stereo DAC
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8733 数据表(HTML) 9 Page - Wolfson Microelectronics plc

Back Button WM8733 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 11Page - Wolfson Microelectronics plc  
Zoom Inzoom in Zoom Outzoom out
 9 / 11 page
background image
Product Preview
WM8733
WOLFSON MICROELECTRONICS LTD
PP Rev 1.3 July 2000
9
SYSTEM CLOCK
The system clock is used to operate the digital filters and the noise shaping circuits. The system
clock input is at pin 14 (SCKI). The frequency of WM8733’s system clock should be set to 256fs or
384fs or 512fs, (where fs is the audio sampling frequency). The sample rate is typically: 32 kHz, 44.1
kHz, 48 kHz or 96kHz.
WM8733 has a system clock detection circuit that automatically determines whether the system
clock being supplied is at 256fs or 384fs or 512fs. The system clock should be synchronised with
LRCIN, but WM8733 is tolerant of phase differences.
Severe distortion in the phase difference
between LRCIN and the system clock will be detected, and cause the device to automatically
resynchronise. During resynchronisation, the output of the device will either repeat the previous
sample, or drop the next sample, depending on the nature of the phase slip. This will ensure minimal
“click“ at the analog outputs during resynchronisation.
t
SCKIH
t
SCKIL
SCKI
Figure 5 System Clock Timing Requirements
SYSTEM CLOCK FREQUENCY (MHz)
SAMPLING RATE
(LRCIN)
256fs
384fs
512fs
32 kHz
8.192
12.288
16.384
44.1 kHz
11.2896
16.9340
22.5792
48 kHz
12.288
18.432
24.576
96kHz
24.576
36.864
49.152
Table 5 System Clock Frequencies Versus Sampling Rate
LRCIN
BCKIN
DIN
t
BCH
t
BCL
t
LB
t
BL
t
BCY
t
DS
t
DH
Figure 6 Audio Data Input Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com