数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

CS5525-ASZ 数据表(PDF) 12 Page - Cirrus Logic

部件名 CS5525-ASZ
功能描述  16-bit/20-bit, Multi-range ADC with 4-bit Latch
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5525-ASZ 数据表(HTML) 12 Page - Cirrus Logic

Back Button CS5525-ASZ Datasheet HTML 8Page - Cirrus Logic CS5525-ASZ Datasheet HTML 9Page - Cirrus Logic CS5525-ASZ Datasheet HTML 10Page - Cirrus Logic CS5525-ASZ Datasheet HTML 11Page - Cirrus Logic CS5525-ASZ Datasheet HTML 12Page - Cirrus Logic CS5525-ASZ Datasheet HTML 13Page - Cirrus Logic CS5525-ASZ Datasheet HTML 14Page - Cirrus Logic CS5525-ASZ Datasheet HTML 15Page - Cirrus Logic CS5525-ASZ Datasheet HTML 16Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 30 page
background image
CS5525 CS5526
12
DS202F5
Configuration Register
* R indicates the bit value after the part is reset
D23(MSB)
D22
D21
D20
D19
D18
D17
D16
D15
D14
D13
D12
A3
A2
A1
A0
NU
CFS
NU
LPM
WR2
WR1
WR0
U/B
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
G2
G1
G0
PD
RS
RV
PF
PSS
DF
CC2
CC1
CC0
BIT
NAME
VALUE
FUNCTION
D23-D20
Latch Outputs, A3-A0
0000
R* Latch Output Pins A3-A0 mimic the D23-D20 Register bits.
D19
Not Used, NU
0
R Must always be logic 0.
D18
Chop Frequency Select,
CFS
0
1
R 256 Hz Amplifier chop frequency
32768 Hz Amplifier chop frequency
D17
Not Used, NU
0
R Must always be logic 0.
D16
Low Power Mode, LPM
0
1
R Normal Mode
Reduced Power mode
D15-D13
Word Rate, WR2-0
Note: For
XIN = 32.768kHz
000
001
010
011
100
101
110
111
R 15.0 Sps (2182 XIN cycles)
30.1 Sps (1090 XIN cycles)
60.0 Sps (546 XIN cycles)
123.2 Sps (266 XIN cycles)
168.9 Sps (194 XIN cycles)
202.3 Sps (162 XIN cycles)
3.76 Sps (8722 XIN cycles)
7.51 Sps (4362 XIN cycles)
D12
Unipolar/Bipolar, U/B
0
1
R Bipolar Measurement mode
Unipolar Measurement mode
D11-D9
Gain Bits, G2-G0
000
001
010
011
100
101
110/111
R 100 mV (assumes VREF = 2.5V)
55 mV
25 mV
1V
5.0 V
2.5 V
Not Used.
D8
Pump Disable, PD
0
1
R Charge Pump Enabled
For PD = 1, the CPD pin goes to a Hi-Z output state.
D7
Reset System, RS
0
1
R Normal Operation
Activate a Reset cycle. To return to Normal Operation write bit to zero.
D6
Reset Valid , RV
0
1R
No reset has occurred or bit has been cleared (read only).
Valid Reset has occurred. (Cleared when read.)
D5
Port Flag, PF
0
1
R Port Flag mode inactive
Port Flag mode active
D4
Power Save Select, PSS
0
1
R Standby Mode (Oscillator active, allows quick power-up)
Sleep Mode (Oscillator inactive)
D3
Done Flag, DF
0
1
R Done Flag bit is cleared (read only).
Calibration or Conversion cycle completed (read only).
D2-D0
Calibration Control Bits,
CC2-CC0
000
001
010
011
100
101
110
111
R Normal Operation (no calibration)
Offset -- Self-Calibration
Gain -- Self-Calibration
Offset Self-Calibration followed by Gain Self-Calibration
Not used.
Offset -- System Calibration
Gain -- System Calibration
Not Used.
Table 2. Configuration Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com