数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ISO7230CDWR 数据表(PDF) 14 Page - Texas Instruments

Click here to check the latest version.
部件名 ISO7230CDWR
功能描述  HIGH SPEED, TRIPLE DIGITAL ISOLATORS
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

ISO7230CDWR 数据表(HTML) 14 Page - Texas Instruments

Back Button ISO7230CDWR Datasheet HTML 10Page - Texas Instruments ISO7230CDWR Datasheet HTML 11Page - Texas Instruments ISO7230CDWR Datasheet HTML 12Page - Texas Instruments ISO7230CDWR Datasheet HTML 13Page - Texas Instruments ISO7230CDWR Datasheet HTML 14Page - Texas Instruments ISO7230CDWR Datasheet HTML 15Page - Texas Instruments ISO7230CDWR Datasheet HTML 16Page - Texas Instruments ISO7230CDWR Datasheet HTML 17Page - Texas Instruments ISO7230CDWR Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 25 page
background image
OUT
8 W
13 W
VCC2
Output
IN
VCC1
VCC2
VCC1
Input
1MW
VCC2
500 W
VCC2
EN
Enable
500 W
VCC2
1MW
ISO7230C, ISO7230M
ISO7231C, ISO7231M
SLLS867H – SEPTEMBER 2007 – REVISED DECEMBER 2009
www.ti.com
DEVICE INFORMATION
PACKAGE CHARACTERISTICS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
L(I01)
Minimum air gap (Clearance)
Shortest terminal-to-terminal distance through air
8.34
mm
Shortest terminal-to-terminal distance across the
L(I02)
Minimum external tracking (Creepage)
8.1
mm
package surface
Minimum Internal Gap (Internal
Distance through the insulation
0.008
mm
Clearance)
Input to output, VIO = 500 V, all pins on each side of the
barrier tied together creating a two-terminal device,
>1012
RIO
Isolation resistance
TA < 100°C
Input to output, VIO = 500 V, 100°C ≤ TA ≤ TA max
>1011
CIO
Barrier capacitance Input to output
VI = 0.4 sin (4E6πt)
2
pF
CI
Input capacitance to ground
VI = 0.4 sin (4E6πt)
2
pF
REGULATORY INFORMATION
VDE
CSA
UL
Recognized under 1577
Certified according to IEC
Approved under CSA Component
Component Recognition
60747-5-2
Acceptance Notice
Program(1)
File Number: 40016131
File Number: 1698195
File Number: E181974
(1)
Production tested
≥ 3000 VRMS for 1 second in accordance with UL 1577.
DEVICE I/O SCHEMATICS
THERMAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Low-K Thermal Resistance(1)
168
θJA
Junction-to-air
°C/W
High-K Thermal Resistance
96.1
θJB
Junction-to-Board Thermal Resistance
61
°C/W
θJC
Junction-to-Case Thermal Resistance
48
°C/W
VCC1 = VCC2 = 5.5 V, TJ = 150°C, CL = 15 pF,
PD
Device Power Dissipation
220
mW
Input a 50% duty cycle square wave
(1)
Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.
14
Submit Documentation Feedback
Copyright © 2007–2009, Texas Instruments Incorporated
Product Folder Link(s): ISO7230C, ISO7230M ISO7231C, ISO7231M



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com