PCF8564AUSLASH5BBSLASH1 datasheet(29/44 Pages) NXP

29 / 44 page

PCF8564A_1

Product data sheet

Rev. 1 — 8 October 2009

29 of 44

NXP Semiconductors

PCF8564A

Real time clock and calendar

14. Dynamic characteristics

[1]

Integrated load capacitance, CL(itg), is a calculation of COSCI and COSCO in series:

[2]

Unspeciﬁed for fCLKOUT = 32.768 kHz.

[3]

All timing values are valid within the operating supply voltage at ambient temperature and referenced to VIL and VIH with an input voltage

swing of VSS to VDD.

[4]

A detailed description of the I2C-bus speciﬁcation is given in Ref. 11 “UM10204”.

Table 30.

Dynamic characteristics

VDD = 1.8 V to 5.5 V; VSS =0V; Tamb = −40 °C to +85 °C; fosc = 32.768 kHz; quartz Rs =40kΩ; CL = 8 pF; unless otherwise

speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Oscillator

CL(itg)

integrated load capacitance

[1] 6

∆fosc/fosc

relative oscillator frequency variation

∆V

DD = 200 mV;

Tamb =25 °C

0.2

ppm

Quartz crystal parameters

series resistance

100

Ω

load capacitance

CLKOUT output

δCLKOUT

duty cycle on pin CLKOUT

[2] -50

I2C-bus timing characteristics (see Figure 25)[3][4]

fSCL

SCL clock frequency

400

kHz

tHD;STA

hold time (repeated) START condition

0.6

µs

tSU;STA

set-up time for a repeated START

condition

0.6

µs

tLOW

LOW period of the SCL clock

1.3

µs

tHIGH

HIGH period of the SCL clock

0.6

µs

rise time of both SDA and SCL signals

0.3

µs

fall time of both SDA and SCL signals

0.3

µs

capacitive load for each bus line

400

tSU;DAT

data set-up time

100

tHD;DAT

data hold time

tSU;STO

set-up time for STOP condition

0.6

µs

tw(spike)

spike pulse width

Litg

()

OSCI

OSCO

⋅

()

OSCI

OSCO

()

--------------------------------------------

PCF8564AU/5BB/1 数据表(PDF) 29 Page - NXP Semiconductors

PCF8564AU/5BB/1 数据表(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载