数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

24LC64-E/CS16K 数据表(PDF) 4 Page - Microchip Technology

部件名 24LC64-E/CS16K
功能描述  64K I2C??Serial EEPROM
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

24LC64-E/CS16K 数据表(HTML) 4 Page - Microchip Technology

  24LC64-E/CS16K Datasheet HTML 1Page - Microchip Technology 24LC64-E/CS16K Datasheet HTML 2Page - Microchip Technology 24LC64-E/CS16K Datasheet HTML 3Page - Microchip Technology 24LC64-E/CS16K Datasheet HTML 4Page - Microchip Technology 24LC64-E/CS16K Datasheet HTML 5Page - Microchip Technology 24LC64-E/CS16K Datasheet HTML 6Page - Microchip Technology 24LC64-E/CS16K Datasheet HTML 7Page - Microchip Technology 24LC64-E/CS16K Datasheet HTML 8Page - Microchip Technology 24LC64-E/CS16K Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 40 page
background image
24AA64/24LC64/24FC64
DS21189R-page 4
 2010 Microchip Technology Inc.
FIGURE 1-1:
BUS TIMING DATA
13
TAA
Output valid from clock
(Note 2)
3500
900
900
400
ns
1.7V
 VCC  2.5V
2.5V
 VCC  5.5V
1.7V
 VCC  2.5V 24FC64
2.5V
 VCC  5.5V 24FC64
14
TBUF
Bus free time: Time the bus
must be free before a new
transmission can start
4700
1300
1300
500
ns
1.7V
 VCC  2.5V
2.5V
 VCC  5.5V
1.7V
 VCC  2.5V 24FC64
2.5V
 VCC  5.5V 24FC64
15
TOF
Output fall time from VIH
minimum to VIL maximum
CB
 100 pF
10 + 0.1CB
250
250
ns
All except, 24FC64 (Note 1)
24FC64 (Note 1)
16
TSP
Input filter spike suppression
(SDA and SCL pins)
50
ns
All except, 24FC64 (Notes 1
and 3)
17
TWC
Write cycle time (byte or
page)
—5
ms
18
Endurance
1,000,000
cycles Page Mode 25°C, 5.5V (Note 4)
AC CHARACTERISTICS
Electrical Characteristics:
Industrial (I):
VCC = +1.7V to 5.5V TA = -40°C to +85°C
Automotive (E):
VCC = +2.5V to 5.5V TA = -40°C to 125°C
Param.
No.
Sym.
Characteristic
Min.
Max.
Units
Conditions
Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved
noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance™ Model, which can be obtained from Microchip’s web site
at www.microchip.com.
(unprotected)
(protected)
SCL
SDA
IN
SDA
OUT
WP
5
7
6
16
3
2
89
13
D4
4
10
11
12
14



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com