数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADT7463ARQZ-R7 数据表(PDF) 3 Page - ON Semiconductor

部件名 ADT7463ARQZ-R7
功能描述  dB COOL??Remote Thermal Controller and Voltage Monitor
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

ADT7463ARQZ-R7 数据表(HTML) 3 Page - ON Semiconductor

  ADT7463ARQZ-R7 Datasheet HTML 1Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 2Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 3Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 4Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 5Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 6Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 7Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 8Page - ON Semiconductor ADT7463ARQZ-R7 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 52 page
background image
REV. C
ADT7463
–3–
Parameter
Min
Typ
Max
Unit
Test Conditions/Comment
DIGITAL INPUT LOGIC LEVELS
(TACH INPUTS)
Input High Voltage, VIH
2.0
V
5.5
V
Maximum Input Voltage
Input Low Voltage, VIL
+0.8
V
–0.3
V
Minimum Input Voltage
Hysteresis
0.5
V p-p
DIGITAL INPUT LOGIC LEVELS
(THERM) AGTL+
Input High Voltage, VIH
0.75 � VCCP
V
Input Low Voltage, VIL
0.4
V
DIGITAL INPUT CURRENT
Input High Current, IIH
–1
µAVIN = VCC
Input Low Current, IIL
+1
µAVIN = 0
Input Capacitance, CIN
5
pF
SERIAL BUS TIMING5
Clock Frequency, fSCLK
400
kHz
See Figure 1
Glitch Immunity, tSW
50
ns
See Figure 1
Bus Free Time, tBUF
1.3
µsSee Figure 1
Start Setup Time, tSU;STA
0.6
µsSee Figure 1
Start Hold Time, tHD;STA
0.6
µsSee Figure 1
SCL Low Time, tLOW
1.3
µsSee Figure 1
SCL High Time, tHIGH
0.6
50
µsSee Figure 1
SCL, SDA Rise Time, tR
1000
ns
See Figure 1
SCL, SDA Fall Time, tF
300
µsSee Figure 1
Data Setup Time, tSU;DAT
100
ns
See Figure 1
Data Hold Time, tHD;DAT
300
ns
See Figure 1
Detect Clock Low Timeout, tTIMEOUT
15
35
ms
Can Be Optionally Disabled
NOTES
1All voltages are measured with respect to GND, unless otherwise specified.
2Typicals are at TA = 25°C and represent the most likely parametric norm.
3Logic inputs accept input high voltages up to VMAX even when the device is operating down to VMIN.
4Timing specifications are tested at logic levels of VIL = 0.8 V for a falling edge and VIH = 2.0 V for a rising edge.
5Guaranteed by design, not production tested.
Specifications subject to change without notice.
P
S
tSU;DAT
tHIGH
tF
tHD;DAT
tR
tLOW
tSU;STO
PS
SCL
SDA
tHD;STA
tHD;STA
tSU;STA
tBUF
Figure 1. Diagram for Serial Bus Timing
Rev. 4 | Page 3 of 52 | www.onsemi.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com