M34E02 datasheet(9/34 Pages) STMICROELECTRONICS

9 / 34 page

M34E02, M34E02-F

Signal description

Doc ID 10367 Rev 10

9/34

2.5

Supply voltage (VCC)

2.5.1

Operating supply voltage VCC

Prior to selecting the memory and issuing instructions to it, a valid and stable VCC voltage

within the specified [VCC(min), VCC(max)] range must be applied (see Table 8). In order to

secure a stable DC supply voltage, it is recommended to decouple the VCC line with a

suitable capacitor (usually of the order of 10 nF to 100 nF) close to the VCC/VSS package

pins.

This voltage must remain stable and valid until the end of the transmission of the instruction

and, for a Write instruction, until the completion of the internal write cycle (tW).

2.5.2

Power-up conditions

The VCC voltage has to rise continuously from 0 V up to the minimum VCC operating voltage

defined in Table 8 and the rise time must not vary faster than 1 V/µs.

2.5.3

Device reset

In order to prevent inadvertent write operations during power-up, a power-on reset (POR)

circuit is included. At power-up, the device does not respond to any instruction until VCC

reaches the internal reset threshold voltage (this threshold is lower than the minimum VCC

operating voltage defined in Table 8).

When VCC passes over the POR threshold, the device is reset and enters the Standby

Power mode. However, the device must not be accessed until VCC reaches a valid and

stable VCC voltage within the specified [VCC(min), VCC(max)] range.

In a similar way, during power-down (continuous decrease in VCC), as soon as VCC drops

below the power-on reset threshold voltage, the device stops responding to any instruction

sent to it.

2.5.4

Power-down conditions

During power-down (continuous decrease in VCC), the device must be in Standby Power

mode (mode reached after decoding a Stop condition, assuming that there is no internal

write cycle in progress).

Figure 4.

Maximum RP value versus bus parasitic capacitance (C) for an I

2C bus

100

1000

Bus line capacitor (pF)

When tLOW = 1.3 µs (min value for

fC = 400 kHz), the Rbus × Cbus

time constant must be below the

400 ns time constant line

represented on the left.

I²C bus

master

M24xxx

Rbus

VCC

Cbus

SCL

SDA

ai14796b

bus

= 400

Here Rbus × Cbus = 120 ns

4 k

30 pF

M34E02 数据表(PDF) 9 Page - STMicroelectronics

M34E02 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

数据表下载