P912XDP512F0MPVR datasheet(492/1348 Pages) FREESCALE

492 / 1348 page

Chapter 11 Serial Communication Interface (S12SCIV5)

MC9S12XDP512 Data Sheet, Rev. 2.21

492

Freescale Semiconductor

11.3.2.9

SCI Data Registers (SCIDRH, SCIDRL)

Read: Anytime; reading accesses SCI receive data register

Write: Anytime; writing accesses SCI transmit data register; writing to R8 has no effect

NOTE

If the value of T8 is the same as in the previous transmission, T8 does not

have to be rewritten.The same value is transmitted until T8 is rewritten

In 8-bit data format, only SCI data register low (SCIDRL) needs to be

accessed.

When transmitting in 9-bit data format and using 8-bit write instructions,

write ﬁrst to SCI data register high (SCIDRH), then SCIDRL.

76543210

RR8

000000

Reset

00000000

= Unimplemented or Reserved

Figure 11-12. SCI Data Registers (SCIDRH)

76543210

R7R6R5R4R3R2R1R0

Reset

00000000

Figure 11-13. SCI Data Registers (SCIDRL)

Table 11-12. SCIDRH and SCIDRL Field Descriptions

Field

Description

SCIDRH

Received Bit 8 — R8 is the ninth data bit received when the SCI is conﬁgured for 9-bit data format (M = 1).

SCIDRH

Transmit Bit 8 — T8 is the ninth data bit transmitted when the SCI is conﬁgured for 9-bit data format (M = 1).

SCIDRL

7:0

R[7:0]

T[7:0]

R7:R0 — Received bits seven through zero for 9-bit or 8-bit data formats

T7:T0 — Transmit bits seven through zero for 9-bit or 8-bit formats

P912XDP512F0MPVR 数据表(PDF) 492 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 492 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载