P912XDP512F0MPVR datasheet(68/1348 Pages) FREESCALE

68 / 1348 page

Chapter 1 Device Overview MC9S12XD-Family

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

1.3

System Clock Description

The clock and reset generator module (CRG) provides the internal clock signals for the core and all

peripheral modules. Figure 1-12 shows the clock connections from the CRG to all modules.

See 79Chapterf or details on clock generation.

Figure 1-14. MC9S12XD Family Clock Connections

The MCU’s system clock can be supplied in several ways enabling a range of system operating frequencies

to be supported:

•

The on-chip phase locked loop (PLL)

•

the PLL self clocking

•

the oscillator

The clock generated by the PLL or oscillator provides the main system clock frequencies core clock and

bus clock. As shown in Figure 1-12, this system clocks are used throughout the MCU to drive the core, the

memories, and the peripherals.

The program Flash memory and the EEPROM are supplied by the bus clock and the oscillator clock.The

oscillator clock is used as a time base to derive the program and erase times for the NVM’s. See the Flash

and EEPROM section for more details on the operation of the NVM’s.

SCI Modules

SPI Modules

IIC Modules

ATD Modules

CAN Modules

CRG

Bus Clock

EXTAL

XTAL

Core Clock

Oscillator Clock

RAM

S12X

XGATE

EEPROM

FLASH

PIT

ECT

PIM

P912XDP512F0MPVR 数据表(PDF) 68 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 68 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载