P912XDP512F0MPVR datasheet(635/1348 Pages) FREESCALE

635 / 1348 page

Chapter 17 Memory Mapping Control (S12XMMCV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

635

Figure 17-22. BDMGPR Address Mapping

17.4.2.3

Implemented Memory Map

The global memory spaces reserved for the internal resources (RAM, EEPROM, and FLASH) are not

determined by the MMC module. Size of the individual internal resources are however ﬁxed in the design

of the device cannot be changed by the user. Please refer to the Device User Guide for further details.

Figure 17-23 and Table 17-20 show the memory spaces occupied by the on-chip resources. Please note that

the memory spaces have ﬁxed top addresses.

Table 17-19. Global Implemented Memory Space

Internal Resource

Bottom Address

Top Address

Registers

$00_0000

$00_07FF

RAM

$10_0000 minus RAMSIZE1

1 RAMSIZE is the hexadecimal value of RAM SIZE in bytes

$0F_FFFF

EEPROM

$14_0000 minus EEPROMSIZE2

2 EEPROMSIZE is the hexadecimal value of EEPROM SIZE in bytes

$13_FFFF

FLASH

$80_0000 minus FLASHSIZE3

3 FLASHSIZE is the hexadecimal value of FLASH SIZE in bytes

$7F_FFFF

Bit16

Bit0

Bit15

Bit22

BDM Local Address

BDMGPR Register [6:0]

Global Address [22:0]

Bit16

Bit0

Bit15

Bit22

CPU Local Address

BDMGPR Register [6:0]

Global Address [22:0]

BDM HARDWARE COMMAND

BDM FIRMWARE COMMAND

P912XDP512F0MPVR 数据表(PDF) 635 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 635 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载