P912XDP512F0MPVR datasheet(839/1348 Pages) FREESCALE

839 / 1348 page

Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

841

22.3.2.19 Port T Data Direction Register (DDRT)

Read: Anytime.

Write: Anytime.

This register conﬁgures each port T pin as either input or output.

The ECT forces the I/O state to be an output for each timer port associated with an enabled output compare.

In this case the data direction bits will not change.

The DDRT bits revert to controlling the I/O direction of a pin when the associated timer output compare

is disabled.

The timer input capture always monitors the state of the pin.

76543210

DDRT7

DDRT6

DDRT5

DDRT4

DDRT3

DDRT2

DDRT1

DDRT0

Reset

00000000

Figure 22-21. Port T Data Direction Register (DDRT)

Table 22-23. DDRT Field Descriptions

Field

Description

7–0

DDRT[7:0]

Data Direction Port T

0 Associated pin is conﬁgured as input.

1 Associated pin is conﬁgured as output.

Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read

on PTT or PTIT registers, when changing the DDRT register.

P912XDP512F0MPVR 数据表(PDF) 839 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 839 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载