数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

N02L63W2AB5IT 数据表(PDF) 3 Page - ON Semiconductor

部件名 N02L63W2AB5IT
功能描述  2Mb Ultra-Low Power Asynchronous CMOS SRAM 128K 횞 16 bit
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

N02L63W2AB5IT 数据表(HTML) 3 Page - ON Semiconductor

  N02L63W2AB5IT Datasheet HTML 1Page - ON Semiconductor N02L63W2AB5IT Datasheet HTML 2Page - ON Semiconductor N02L63W2AB5IT Datasheet HTML 3Page - ON Semiconductor N02L63W2AB5IT Datasheet HTML 4Page - ON Semiconductor N02L63W2AB5IT Datasheet HTML 5Page - ON Semiconductor N02L63W2AB5IT Datasheet HTML 6Page - ON Semiconductor N02L63W2AB5IT Datasheet HTML 7Page - ON Semiconductor N02L63W2AB5IT Datasheet HTML 8Page - ON Semiconductor N02L63W2AB5IT Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
Rev.
9 | Page 3 of 11 | www.onsemi.com
N02L63W2A
Functional Block Diagram
Functional Description
CE1
CE2
WE
OE
UB
LB
I/O0 - I/O151
1. When UB and LB are in select mode (low), I/O0 - I/O15 are affected as shown. When LB only is in the select mode only I/O0 - I/O7
are affected as shown. When UB is in the select mode only I/O8 - I/O15 are affected as shown.
MODE
POWER
H
X
XX
XX
High Z
Standby2
2. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally
isolated from any external influence and disabled from exerting any influence externally.
Standby
X
L
XX
XX
High Z
Standby2
Standby
L
H
X
X
H
H
High Z
Standby
Standby
LHL
X3
3. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.
L1
L1
Data In
Write3
Active
LH
HL
L1
L1
Data Out
Read
Active
LH
H
H
L1
L1
High Z
Active
Active
Capacitance1
1. These parameters are verified in device characterization and are not 100% tested
Item
Symbol
Test Condition
Min
Max
Unit
Input Capacitance
CIN
VIN = 0V, f = 1 MHz, TA = 25oC
8pF
I/O Capacitance
CI/O
VIN = 0V, f = 1 MHz, TA = 25oC
8pF
Address
Inputs
A0 - A3
Address
Inputs
A4 - A16
Word
Address
Decode
Logic
32K Page
x 16 word
x 16 bit
RAM Array
Input/
Output
Mux
and
Buffers
Page
Address
Decode
Logic
Control
Logic
CE1
CE2
WE
OE
UB
LB
I/O0 - I/O7
I/O8 - I/O15



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com