CDCLVC1106

1

1 G

2

GND

3

CLKIN

4

5

6

7

8

9

10

11

12

13

14

Y 1

Y 2

VDD

VDD

Y 3

Y 4

VDD

GND

Y 0

Y 5

GND

CDCLVC1108

1

1 G

2

GND

3

CLKIN

4

5

6

7

8

9

10

11

12

13

14

15

16

Y 1

Y 2

VDD

VDD

Y 3

Y 4

VDD

GND

Y 0

Y 5

GND

Y 6

Y 7

CDCLVC 1110

1

1 G

2

GND

3

CLKIN

4

5

6

7

8

9

10

12

13

14

15

16

17

18

19

20

Y 1

Y 2

VDD

VDD

Y 3

Y 4

VDD

GND

Y 0

Y 5

GND

Y 6

Y 7

Y 9

VDD

Y 8

GND

11

CDCLVC1102

1

1 G

2

GND

3

CLKIN

4

5

6

7

8

Y 1

NC

VDD

NC

Y 0

CDCLVC1104

1

1 G

2

GND

3

CLKIN

4

5

6

7

8

Y 1

Y 2

VDD

Y 3

Y 0

Y 1

Y 2

VDD

NC

CDCLVC1103

1

1 G

2

GND

3

CLKIN

4

5

6

7

8

Y 0

CDCLVC 1112

1

1 G

2

GND

3

CLKIN

4

5

6

7

8

9

10

16

17

18

19

20

21

22

23

24

Y 1

Y 2

VDD

VDD

Y 3

Y 4

VDD

GND

Y 0

Y 11

Y 5

GND

Y 6

Y 7

Y 9

VDD

Y 8

GND

11

12

13

14

15

GND

Y 10

VDD

CDCLVC11xx

SCAS895 – MAY 2010

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

PACKAGE OPTIONS

PIN FUNCTIONS

LVCMOS

CLOCK OUTPUT

SUPPLY

LVCMOS CLOCK OUTPUT

GROUND

CLOCK INPUT

ENABLE

VOLTAGE

DEVICES

CLKIN

1G

Y0, Y1, … Y11

GND

CDCLVC1102

1

2

3, 8

6

4

CDCLVC1103

1

2

3, 8, 5

6

4

CDCLVC1104

1

2

3, 8, 5, 7

6

4

CDCLVC1106

1

2

3, 14, 11, 13, 6, 9

5, 8, 12

4, 7, 10

CDCLVC1108

1

2

3, 16, 13, 15, 6, 11, 8, 9

5, 10, 14

4, 7, 12

CDCLVC1110

1

2

3, 20, 17, 19, 6, 15, 8, 13, 10

5, 9, 14, 18

4, 7, 11, 16

CDCLVC1112

1

2

3, 24, 21, 23, 6, 19, 8, 17, 16, 10, 14, 12

5, 9, 13, 18, 22

4, 7, 11, 15, 20

OUTPUT LOGIC TABLE

INPUTS

OUTPUTS

CLKIN

1G

Yn

X

L

L

L

H

L

H

H

H

2

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): CDCLVC11xx