数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC5682Z 数据表(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
部件名 DAC5682Z
功能描述  16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DAC5682Z 数据表(HTML) 21 Page - Texas Instruments

Back Button DAC5682Z Datasheet HTML 17Page - Texas Instruments DAC5682Z Datasheet HTML 18Page - Texas Instruments DAC5682Z Datasheet HTML 19Page - Texas Instruments DAC5682Z Datasheet HTML 20Page - Texas Instruments DAC5682Z Datasheet HTML 21Page - Texas Instruments DAC5682Z Datasheet HTML 22Page - Texas Instruments DAC5682Z Datasheet HTML 23Page - Texas Instruments DAC5682Z Datasheet HTML 24Page - Texas Instruments DAC5682Z Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 59 page
background image
DAC5682Z
www.ti.com ........................................................................................................................................................ SLLS853C – AUGUST 2007 – REVISED JUNE 2009
Register name: STATUS0 – Address: 0x00, Default = 0x03
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PLL_lock
DLL_lock
Unused
device_ID(2:0)
version(1:0)
0
0
0
0
0
0
1
1
PLL_lock:
Asserted when the internal PLL is locked. (Read Only)
DLL_lock:
Asserted when the internal DLL is locked. Once the DLL is locked, this bit should remain a
‘1’ unless the DCLK input clock is removed or abruptly changes frequency causing the DLL
to fall out of lock. (Read Only)
device_ID(2:0):
Returns ‘000’ for DAC5682Z Device_ID code. (ReadOnly)
version(1:0):
A hardwired register that contains the register set version of the chip. (ReadOnly)
version (1:0)
Identification
‘01’
PG1.0 Initial Register Set
‘10’
PG1.1 Register Set
‘11'
Production Register Set
Register name: CONFIG1 – Address: 0x01, Default = 0x10
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DAC_delay(1:0)
Unused
FIR_ena
SLFTST_ena
FIFO_offset(2:0)
0
0
0
1
0
0
0
0
DAC_delay(1:0):
DAC data delay adjustment. (0–3 periods of the DAC clock) This can be used to adjust
system level output timing. The same delay is applied to both DACA and DACB data paths.
FIR_ena:
When set, the interpolation filters are enabled.
SLFTST_ena:
When set, a Digital Self Test (SLFTST) of the core logic is enabled. Refer to Digital Self
Test Mode section for details on SLFTST operation.
FIFO_offset(2:0):
Programs the FIFO’s output pointer location, allowing the input pointer to be shifted –4 to
+3 positions upon SYNC. Default offset is 0 and is updated upon each sync event – unless
disabled via FIFO_sync_dis in CONFIG5 register.
FIFO_offset(2:0)
Offset
011
+3
010
+2
001
+1
000
0
111
–1
110
–2
101
–3
100
–4
Copyright © 2007–2009, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Link(s): DAC5682Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com