数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RF2418PCBA 数据表(PDF) 3 Page - RF Micro Devices

部件名 RF2418PCBA
功能描述  LOW CURRENT LNA/MIXER
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RFMD [RF Micro Devices]
网页  http://www.rfmd.com
标志 RFMD - RF Micro Devices

RF2418PCBA 数据表(HTML) 3 Page - RF Micro Devices

  RF2418PCBA Datasheet HTML 1Page - RF Micro Devices RF2418PCBA Datasheet HTML 2Page - RF Micro Devices RF2418PCBA Datasheet HTML 3Page - RF Micro Devices RF2418PCBA Datasheet HTML 4Page - RF Micro Devices RF2418PCBA Datasheet HTML 5Page - RF Micro Devices RF2418PCBA Datasheet HTML 6Page - RF Micro Devices RF2418PCBA Datasheet HTML 7Page - RF Micro Devices RF2418PCBA Datasheet HTML 8Page - RF Micro Devices RF2418PCBA Datasheet HTML 9Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
8-37
RF2418
Rev A6 010717
8
Pin
Function
Description
Interface Schematic
1LNA IN
A series 10nH matching inductor is necessary to achieve specified gain
and noise figure at 900MHz. This pin is NOT internally DC-blocked. An
external blocking capacitor must be provided if the pin is connected to a
device with DC present. A DC path to ground (i.e. an inductor or resis-
tor to ground) is, however, acceptable at this pin. If a blocking capacitor
is required, a value of 22pF is recommended.
2GND
Ground connection. Keep traces physically short and connect immedi-
ately to ground plane for best performance.
3VDD1
Supply Voltage for the LNA only. A 22pF external bypass capacitor is
required and an additional 0.01
µF is required if no other low frequency
bypass capacitors are near by. The trace length between the pin and
the bypass capacitors should be minimized. The ground side of the
bypass capacitors should connect immediately to ground plane.
For large input signals, VDD1 may be disconnected, resulting in the
LNA’s gain changing from +11dB to -26dB and current drain decreas-
ing by 4mA. If the LNA is never required for use, then this pin can be
left unconnected or grounded, and Pin 11 is used as the first input.
4VDD2
Power supply for the IF buffer amplifier. If the high impedance mixer
output is being used, then this pin is not connected.
5IF BYP
If this pin is connected to ground, an internal 10pF capacitor is con-
nected in parallel with the mixer output. This capacitor functions as an
LO trap, which reduces the amount of LO to IF bleed-through and pre-
vents high LO voltages at the mixer output from degrading the mixer’s
dynamic range. At higher IF frequencies, this capacitance, along with
parasitic layout capacitance, should be parallel resonated out by the
choice of the bias inductor value at pin 7. If the internal capacitor is not
connected to ground, the buffer amplifier could become unstable. A
~10pF capacitor should be added at the output to maintain the buffer’s
stability, but the gain will not be significantly affected.
6IF2 OUT
50
Ω buffered (open source) output port, one of two output options. Pin
7 must have a bias resistor to VDD and pin 6 must have a bias resistor
to ground (see Buffered Output Application Schematic) in order to turn
the buffer amplifier on. Current drain will increase by approximately
8mA at 5V, and by approximately 5mA at 3V. It is recommended that
these bias resistors be less than 1k
Ω.
7IF1 OUT
High impedance (open drain) output port, one of two output options.
This pin must be connected to VDD through a resistor or inductor in
order to bias the mixer, even when using IF2 Output. In addition, a
0.01
µF bypass capacitor is required at the other end of the bias resistor
or inductor. The ground side of the bypass capacitor should connect
immediately to ground plane. This output is intended to drive high
impedance IF filters. The recommended matching network is shunt L,
series C (see the application schematic, high impedance output). This
topology will provide matching, bias, and DC-blocking.
8LO IN
Mixer LO input. A high-pass matching network, such as a single shunt
inductor (as shown in the application schematics), is the recommended
topology because it also rejects IF noise at the mixer input. This filtering
is required to achieve the specified noise figures. This pin is NOT inter-
nally DC-blocked. An external blocking capacitor must be provided if
the pin is connected to a device with DC present. A DC path to ground
(i.e. an inductor or resistor to ground) is, however, acceptable at this
pin. If a blocking capacitor is required, a value of 22pF is recom-
mended.
9RF BYP
Connection for the external bypass capacitor for the mixer RF input
preamp. 1000pF is recommended. The trace length between the pin
and the capacitor should be minimized. The ground side of the bypass
capacitor should connect immediately to ground plane.
LNA IN
IF2 OUT
IF1 OUT
LO IN



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com