TAS5715PHPR datasheet(7/74 Pages) TI

7 / 74 page

TAS5715

www.ti.com

SLOS645 – AUGUST 2010

PIN FUNCTIONS (continued)

5-V

TYPE(1)

TERMINATION(2)

DESCRIPTION

TOLERANT

NAME

NO.

GND

Analog ground for power stage

GVDD_OUT

Gate drive internal regulator output

HPL

Headphone PWM out (HPL) (leave floating if unused)

HPR

Headphone PWM out (HPR) (leave floating if unused)

LRCLK

5-V

Pulldown

Input serial audio data left/right clock (sample rate clock)

MCLK

5-V

Pulldown

Master clock input

OSC_RES

Oscillator trim resistor. Connect an 18-k

Ω 1% resistor to DVSSO.

OUT_A

Output, half-bridge A

OUT_B

Output, half-bridge B

OUT_C

Output, half-bridge C

OUT_D

Output, half-bridge D

PBTL

Low means BTL or SE mode; high means PBTL mode. Information

goes directly to power stage.

PDN

5-V

Pullup

Power down, active-low. PDN prepares the device for loss of power

supplies by shutting down the Noise Shaper and initiating PWM stop

sequence.

PGND_AB

47, 48

Power ground for half-bridges A and B

PGND_CD

37, 38

Power ground for half-bridges C and D

PLL_FLTM

PLL negative loop filter terminal

PLL_FLTP

PLL positive loop filter terminal

PVDD_A

2, 3

Power supply input for half-bridge output A

PVDD_B

44, 45

Power supply input for half-bridge output B

PVDD_C

40, 41

Power supply input for half-bridge output C

PVDD_D

34, 35

Power supply input for half-bridge output D

RESET

5-V

Pullup

Reset, active-low. A system reset is generated by applying a logic

low to this pin. RESET is an asynchronous control signal that

restores the DAP to its default conditions, and places the PWM in

the hard mute state (tristated).

SCL

5-V

I2C serial control clock input

SCLK

5-V

Pulldown

Serial audio data clock (shift clock). SCLK is the serial audio port

input data bit clock.

SDA

DIO

5-V

I2C serial control data interface input/output

SDIN

5-V

Pulldown

Serial audio data input. SDIN supports three discrete (stereo) data

formats.

SSTIMER

Controls ramp time of OUT_x to minimize pop. Leave this pin

floating for BD mode. Requires capacitor of 2.2 nF to GND in AD

mode. The capacitor determines the ramp time.

STEST

Factory test pin. Connect directly to DVSS.

VR_ANA

Internally regulated 1.8-V analog supply voltage. This pin must not

be used to power external devices.

VR_DIG

Internally regulated 1.8-V digital supply voltage. This pin must not be

used to power external devices.

VREG

Digital regulator output. Not to be used for powering external

circuitry.

Submit Documentation Feedback

Product Folder Link(s): TAS5715

TAS5715PHPR 数据表(PDF) 7 Page - Texas Instruments

TAS5715PHPR 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载

链接网址

TAS5715PHPR 数据表(PDF) 7 Page - Texas Instruments

TAS5715PHPR 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表 下载

链接网址

数据表下载