| 数据搜索系统,热门电子元器件搜索 |
|
PCF85321 数据表(PDF) 33 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF85321 数据表(HTML) 33 Page - NXP Semiconductors |
|
33 / 44 page ![]() PCF8532_1 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 1 — 10 February 2009 33 of 44 NXP Semiconductors PCF8532 Universal LCD driver for low multiplex rates Alternatively the schematic can be also constructed such that all the devices have OSC pin connected to VDD and thus an external CLK being provided for the system (all devices connected to the same external CLK). A configuration where SYNC is connected but all PCF8532 are using the internal clock (OSC pin tied to VSS) is not recommended and may lead to display artefacts! Table 19. SYNC contact resistance Number of devices Maximum contact resistance 2 6000 Ω 3 to 5 2200 Ω 6 to 8 1200 Ω (1) Is master (OSC connected to VSS). (2) Is slave (OSC connected to VDD). Fig 21. Cascaded configuration with two PCF8532’s using the internal clock of the master HOST MICRO- PROCESSOR/ MICRO- CONTROLLER SDA SCL CLK OSC SYNC 160 segment drives 4 backplanes 160/80/40 segment drives LCD PANEL (up to 2560 elements) PCF8532 (1) A0 A1 SA0 VSS VSS VSS VDD VDD VLCD VLCD VDD VLCD 001aah855 SDA SDAACK SDAACK SCL SYNC CLK OSC BP0 to BP3 (open-circuit) A0 A1 SA0 PCF8532 (2) BP0 to BP3 R tr 2CB ≤ |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |