C5NPD0-DS datasheet(39/100 Pages) FREESCALE

39 / 100 page

Pin Descriptions Grouped by Function

V 04

Executive Processor

System Interface Signals

The XP’s system interface manages the supervisory controls for the network interfaces, as

well as the set of pins that provide interfaces to other components in the system that are

not memories or network interfaces. It is also the primary interface used for initializing the

C-5 NP after reset. The XP signals include PCI signals, Serial interface signals, and PROM

interface signals.

PCI Signals

The PCI can be configured to support a 32bit PCI capable of operating at either 33MHz or

66MHz. The PCI is fully compliant with PCVI Specification revision 2.1. Table 14 describes

the PCI signals.

CPn+3_5

Table 6

LVTTL

RXD(7)

Receive Data (most significant bit)

CPn+3_6

Table 6

TOTAL PINS

* n can be 0, 4, 8, or 12

† Reference Table 6 for pin numbers for a different cluster.

Table 13 OC-12 Signals Example (continued)

SIGNAL NAME*

PIN #†

TOTAL

TYPE

I/O

LABEL

SIGNAL DESCRIPTION

Table 14 PCI Signals

SIGNAL NAME

PIN #

TOTAL

TYPE

I/O

SIGNAL DESCRIPTION

PAD0 - PAD31

T22, R21, P21, T21, R20, P20, T20,

R19, Q20, S20, R18, P19, T19,

R17, P18, T18, R16, Q18, S18, S16,

P17, T17, R15, P16, T16, S14, Q16,

T15, R14, P15, T14, Q14

PCI

I/O

Multiplexed Address/Data Bus. These signals are

multiplexed address and data bits. The C-5 NP

receives addresses as target and drives addresses as

master. It drives the data and receives read data as

master.

PCBEX0 - PCBEX3

N21, N20, M20, O20

PCI

I/O

Command byte enables. These signals are

multiplexed command and byte enabled signals.

The C-5 NP receives byte enables as target and drives

byte enables as master.

PPAR

P14

PCI

I/O

Parity. This signal carries even parity for AD and CBE#

pins. It has the same receive and drive characteristics

as the address and data bus, except that it is one PCI

cycle later.

PFRAMEX

K20

PCI

I/O

Cycle frame

PTRDYX

L20

PCI

I/O

Target ready for data transfer

PIRDYX

L19

PCI

I/O

Initiator ready for data transfer

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

C5NPD0-DS 数据表(PDF) 39 Page - Freescale Semiconductor, Inc

C5NPD0-DS 数据表(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载