数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM802LM6F 数据表(PDF) 36 Page - STMicroelectronics

部件名 STM802LM6F
功能描述  5 V supervisor with battery switchover
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM802LM6F 数据表(HTML) 36 Page - STMicroelectronics

Back Button STM802LM6F Datasheet HTML 32Page - STMicroelectronics STM802LM6F Datasheet HTML 33Page - STMicroelectronics STM802LM6F Datasheet HTML 34Page - STMicroelectronics STM802LM6F Datasheet HTML 35Page - STMicroelectronics STM802LM6F Datasheet HTML 36Page - STMicroelectronics STM802LM6F Datasheet HTML 37Page - STMicroelectronics STM802LM6F Datasheet HTML 38Page - STMicroelectronics STM802LM6F Datasheet HTML 39Page - STMicroelectronics STM802LM6F Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 43 page
background image
DC and AC parameters
STM690A/692A/703/704/802/805/817/818/819
36/43
Doc ID 10522 Rev 10
tREC
RST pulse width
140
200
280
ms
Push-button reset input (STM703/704/819)
tMLMH
tMR
MR pulse width
STM703/704
150
ns
STM819
1
µs
tMLMR
tMRD MR to RST output delay
STM703/704
250
ns
STM819
120
ns
MR glitch immunity
STM819
100
ns
MR pull-up resistor
MR = 0 V, VCC = 5 V
45
63
85
k
Ω
Watchdog timer (NOT available on STM703/704/819)
tWD
Watchdog timeout period
VRST (max) < VCC < 5.5 V
1.12
1.60
2.24
s
WDI pulse width
VRST (max) < VCC < 5.5 V
50
ns
Chip-enable gating (STM818 only)
E to ECON resistance
VCC = VRST (max)
40
150
Ω
E to ECON propagation
delay
4.5 V < VCC < 5.5 V
2
7
ns
Reset to ECON high delay
(Power-down)
15
µs
ECON short circuit current
VCC = 5 V, disable mode,
E = logic high, ECON = 0 V
0.1
0.75
2.0
mA
1.
Valid for ambient operating temperature: TA = –40 to 85 °C; VCC = 4.75 V to 5.5 V for “L” versions; VCC = 4.5 V to 5.5 V for
“M” versions; and VBAT = 2.8 V (except where noted).
2.
VCC supply current, logic input leakage, watchdog functionality, push-button reset functionality, PFI functionality, state of
RST
and RST tested at VBAT = 3.6 V, and VCC = 5.5 V. The state of RST or RST and PFO is tested at VCC = VCC (min).
Either VCC or VBAT can go to 0 V if the other is greater than 2.0 V.
3.
VCC (min) = 1.0 V for TA = 0 °C to +85 °C.
4.
Tested at VBAT = 3.6 V, VCC = 3.5 V and 0 V.
5.
Guaranteed by design.
6.
WDI input is designed to be driven by a three-state output device. To float WDI, the “high impedance mode” of the output
device must have a maximum leakage current of 10 µA and a maximum output capacitance of 200 pF. The output device
must also be able to source and sink at least 200 µA when active.
7.
When VBAT > VCC > VRST, VOUT remains connected to VCC until VCC drops below VRST.
8.
When VRST > VCC > VBAT, VOUT remains connected to VCC until VCC drops below the battery voltage (VBAT) – 75 mV.
9.
For VCC falling.
Table 7.
DC and AC characteristics (continued)
Sym
Alter-
native
Description
Test condition(1)
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com