M95512-WCS3GSLASHK datasheet(21/48 Pages) STMICROELECTRONICS

21 / 48 page

M95512-W, M95512-R

Instructions

Doc ID 11124 Rev 13

21/48

The protection features of the device are summarized in Table 6.

When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial

delivery state), it is possible to write to the Status Register (provided that the WEL bit has

previously been set by a WREN instruction), regardless of the logic level applied on the

Write Protect (W) input pin.

When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two

cases need to be considered, depending on the state of Write Protect (W) input pin:

●

If Write Protect (W) is driven high, it is possible to write to the Status Register (provided

that the WEL bit has previously been set by a WREN instruction.

●

If Write Protect (W) is driven low, it is not possible to write to the Status Register even if

the WEL bit has previously been set by a WREN instruction (attempts to write to the

Status Register are rejected, and are not accepted for execution). As a consequence,

all the data bytes in the memory area that are software-protected (SPM) by the Block

Protect (BP1, BP0) bits in the Status Register, are also hardware-protected against

data modification.

Regardless of the order of the two events, the Hardware-protected mode (HPM) can be

entered either:

●

by setting the SRWD bit after driving the Write Protect (W) input pin low

●

or by driving the Write Protect (W) input pin low after setting the SRWD bit

Once entered, the Hardware-protected mode (HPM) can only be exited by pulling Write

Protect (W) high.

If Write Protect (W) is permanently tied high, the Hardware-protected mode (HPM) can

never be activated, and only the Software-protected mode (SPM) using the Block Protect

(BP1, BP0) bits in the Status Register, can be used.

Table 6.

Protection modes

Signal

SRWD

Bit

Mode

Write Protection of the

Status Register

Memory content

Protected area(1)

As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in Table 2.

Unprotected area(1)

Software

Protected

(SPM)

Status Register is Writable

(if the WREN instruction

has set the WEL bit)

The values in the BP1 and

BP0 bits can be changed

Write Protected

Ready to accept

Write instructions

Hardware

Protected

(HPM)

Status Register is

Hardware write protected

The values in the BP1 and

BP0 bits cannot be

changed

Write Protected

Ready to accept

Write instructions

M95512-WCS3G/K 数据表(PDF) 21 Page - STMicroelectronics

M95512-WCS3G/K 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载