数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

XC161CS-32F 数据表(PDF) 72 Page - Infineon Technologies AG

部件名 XC161CS-32F
功能描述  16-Bit Single-Chip Microcontroller with C166SV2 Core
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INFINEON [Infineon Technologies AG]
网页  http://www.infineon.com
标志 INFINEON - Infineon Technologies AG

XC161CS-32F 数据表(HTML) 72 Page - Infineon Technologies AG

Back Button XC161CS-32F Datasheet HTML 68Page - Infineon Technologies AG XC161CS-32F Datasheet HTML 69Page - Infineon Technologies AG XC161CS-32F Datasheet HTML 70Page - Infineon Technologies AG XC161CS-32F Datasheet HTML 71Page - Infineon Technologies AG XC161CS-32F Datasheet HTML 72Page - Infineon Technologies AG XC161CS-32F Datasheet HTML 73Page - Infineon Technologies AG XC161CS-32F Datasheet HTML 74Page - Infineon Technologies AG XC161CS-32F Datasheet HTML 75Page - Infineon Technologies AG XC161CS-32F Datasheet HTML 76Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 87 page
background image
XC161CS-32F
Derivatives
Electrical Parameters
Data Sheet
70
V1.2, 2006-08
4.4.3
External Clock Drive XTAL1
Figure 16
External Clock Drive XTAL1
Note: If the on-chip oscillator is used together with a crystal or a ceramic resonator, the
oscillator frequency is limited to a range of 4 MHz to 16 MHz.
It is strongly recommended to measure the oscillation allowance (negative
resistance) in the final target system (layout) to determine the optimum
parameters for the oscillator operation. Please refer to the limits specified by the
crystal supplier.
When driven by an external clock signal it will accept the specified frequency
range. Operation at lower input frequencies is possible but is verified by design
only (not subject to production test).
Table 19
External Clock Drive Characteristics
(Operating Conditions apply)
Parameter
Symbol
Limit Values
Unit
Min.
Max.
Oscillator period
t
OSC
SR
25
2501)
1) The maximum limit is only relevant for PLL operation to ensure the minimum input frequency for the PLL.
ns
High time2)
2) The clock input signal must reach the defined levels
VILC and VIHC.
t
1
SR
6–ns
Low time2)
t
2
SR
6–ns
Rise time2)
t
3
SR
–8ns
Fall time2)
t
4
SR
–8ns
MCT05572
t
1
t
2
t
OSC
t
3
t
4
0.5
V
DDI
V
ILC
V
IHC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com