| 数据搜索系统,热门电子元器件搜索 |
|
MPC8343EVRADDB 数据表(PDF) 18 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8343EVRADDB 数据表(HTML) 18 Page - Freescale Semiconductor, Inc |
|
18 / 79 page ![]() MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10 18 Freescale Semiconductor DDR and DDR2 SDRAM 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications Table 20 shows the DDR and DDR2 output AC timing specifications. Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications At recommended operating conditions with GVDD of (1.8 or 2.5 V) ± 5%. Parameter Symbol 1 Min Max Unit Notes MCK[n] cycle time, (MCK[n]/MCK[n] crossing) tMCK 7.5 10 ns 2 ADDR/CMD/MODT output setup with respect to MCK tDDKHAS ns 3 400 MHz 1.95 — 333 MHz 2.40 — 266 MHz 3.15 — 200 MHz 4.20 — ADDR/CMD/MODT output hold with respect to MCK tDDKHAX ns 3 400 MHz 1.95 — 333 MHz 2.40 — 266 MHz 3.15 — 200 MHz 4.20 — MCS(n) output setup with respect to MCK tDDKHCS ns 3 400 MHz 1.95 — 333 MHz 2.40 — 266 MHz 3.15 — 200 MHz 4.20 — MCS(n) output hold with respect to MCK tDDKHCX ns 3 400 MHz 1.95 — 333 MHz 2.40 — 266 MHz 3.15 — 200 MHz 4.20 — MCK to MDQS Skew tDDKHMH –0.6 0.6 ns 4 MDQ/MECC/MDM output setup with respect to MDQS tDDKHDS, tDDKLDS ps 5 400 MHz 700 — 333 MHz 775 — 266 MHz 1100 — 200 MHz 1200 — MDQ/MECC/MDM output hold with respect to MDQS tDDKHDX, tDDKLDX ps 5 400 MHz 700 — 333 MHz 900 — 266 MHz 1100 — 200 MHz 1200 — |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |