| 数据搜索系统,热门电子元器件搜索 |
|
FX009ALS 数据表(PDF) 5 Page - CML Microcircuits |
|
|
|||||||||||||||||||||||||||||
FX009ALS 数据表(HTML) 5 Page - CML Microcircuits |
|
5 / 7 page ![]() 5 Specification Absolute Maximum Ratings Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied. Supply voltage -0.3 to 7.0V Input voltage at any pin (ref V SS = 0V) -0.3 to (V DD + 0.3V) Sink/source current (supply pins) +/- 30mA (other pins) +/- 20mA Total device dissipation @ T AMB 25 °C 800mW Max. Derating 10mW/ °C Operating temperature range: FX009A J -30 °C to +85°C (cerdip) FX009A LG/LS -30 °C to +70°C (plastic) Storage temperature range: FX009A J -55 °C to +125°C (cerdip) FX009A LG/LS -40 °C to +85°C (plastic) Operating Limits All device characteristics are measured under the following conditions unless otherwise specified: V DD = 5.0V, T AMB = 25 °C. Audio Level 0dB ref: = 775mVrms. Amplifier Gain Set = 0dB. Characteristics See Note Min. Typ. Max. Unit Static Values Supply Voltage (V DD) 4.5 5.0 5.5 V Supply Current – – All Stages Quiescent – 0.16 – mA – All Stages Operating – 3.75 – mA Dynamic Values Control Functions Input Logic '1' 3.5 – – V Input Logic '0' – – 1.5 V Digital Input Impedances 0.5 1.0 – M Ω Amplifier Stages (General) Bandwidth (-3dB) 15.0 – – kHz Output Impedance – 0.8 3.0 k Ω Total Harmonic Distortion 1 – 0.35 0.5 % Output Noise Level (per stage) 2 – 65.0 - µVrms Onset of Clipping 3 – 1.73 – Vrms Gain Variation 4 – – 0.1 dB Interstage Isolation – 60.0 – dB “Trimmer” Stages (Ch1 – Ch7) Gain -3.0 +3.0 dB Gain per Step (15 in No.) – 0.43 – dB Step Error 5 – – ±0.2 dB Input Impedance 100.0 – – k Ω “Volume” Stage (Ch8) Gain -14.0 +14.0 dB Gain per Step (15 in No.) – 2.0 – dB Step Error 5 – – ±0.4 dB Input Impedance 50.0 – – k Ω Timing (Figure 4) Serial Clock "High" Pulse Width (t PWH) 250 – – ns Serial Clock "Low" Pulse Width (t PWL) 250 – – ns Data Set-up Time (t DS) 150 – – ns Data Hold Time (t DH)50 – – ns Load/Latch Over Time (t LLO) – – 50.0 ns Load/Latch Delay (t LLD) 200 – – ns Load/Latch Pulse Width (t LLW) 150 – – ns Serial Data Clock Frequency – – 2.0 MHz Notes 1. Gain Set 0dB, Input Level 1kHz -3.0dB (549mVrms). 2. a.c short-circuit input, measured in a 30kHz bandwidth. 3. See Figure 3. 4. Over temperature and supply voltage range. 5. With reference to a 1.0kHz signal. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |