CY2DP1510AXCT datasheet(12/13 Pages) CYPRESS

12 / 13 page

CY2DP1510

Document Number: 001-55566 Rev. *G

Page 12 of 13

Document History Page

Document Title: CY2DP1510 1:10 LVPECL Fanout Buffer with Selectable Clock Input

Document Number: 001-55566

Revision

ECN

Orig. of

Change

Submission

Date

Description of Change

2782891

CXQ

10/09/09

New Datasheet.

2838916

CXQ

01/05/2010

Changed status from “ADVANCE” to “PRELIMINARY”.

Changed from 0.34 ps to 0.25 ps maximum additive jitter in “Features” on page

1 and in tJIT in the AC Electrical Specs table on page 5.

Added tPU spec to the Operating Conditions table on page 3.

Changed VOH in the DC Electrical Specs table on page 4: minimum from VDD

- 1.15V to VDD - 1.20V; maximum from VDD - 0.75V to VDD - 0.70V.

Removed VOD spec in the DC Electrical Specs table on page 4.

Changed VBB max spec in the DC Electrical Specs table on page 4 from VDD

- 1.38V to VDD - 1.40V.

Added RP spec in the DC Electrical Specs table on page 4. Min = 60 kΩ, Max

= 140 k

Ω.

Added a measurement definition for CIN in the DC Electrical Specs table on

page 4.

Added VPP spec to the AC Electrical Specs table on page 5. VPP min = 600

mV for DC - 150 MHz and min = 400 mV for 150 MHz to 1.5 GHz.

Changed letter case and some names of all the timing parameters in the AC

Electrical Specs table on page 5 to be consistent with EROS.

Lowered all additive phase noise mask specs by 3 dB in the AC Electrical

Specs table on page 5.

Added condition to tR and tF specs in the AC Electrical specs table on page 5

that input rise/fall time must be less than 1.5 ns (20% to 80%).

Changed letter case and some names of all the timing parameters in Figures

3, 4, 5, 6 and 8, to be consistent with EROS.

2885033

CXQ

02/26/2010

Updated 32-Pin TQFP package diagram.

3011766

CXQ

08/23/2010

Changed from 0.25 ps to 0.11 ps maximum additive jitter in “Features” on page

1 and in tJIT in the AC Electrical Specs table on page 6.

Added description of EPAD to Table 1 pin definitions.

Added note 3 to describe IIH and IIL specs.

Changed VBB max from VDD - 1.26V to VDD - 1.16V in DC Electrical Specs.

Removed reference to data distribution from “Functional Description”.

Changed RP for differential inputs from 100 kΩ to 150 kΩ in the Logic Block

Diagram and from 60 k

Ω min / 140 kΩ max to 90 kΩ min / 210 kΩ max in the

DC Electrical Specs table.

Added max VID of 1.0V in DC Electrical Specs table.

Changed tPD max spec from 480 ps to 600 ps.

Updated phase noise specs for 1 k/10 k/100 k/1 M/10 M/20 MHz offset to

-120/-130/-135/-150/-150/-150dBc/Hz, respectively, in the AC Electrical

Specs table.

Added “Frequency range up to 1 GHz” condition to tODC spec.

Updated package drawing to 001-54497 to reflect use of EPAD package.

Added Acronyms and Ordering Code Definition.

3017258

CXQ

08/27/2010

Corrected Output Rise/Fall time diagram.

3100234

CXQ

11/18/2010

Changed VIN and VOUT specs from 4.0V to “lesser of 4.0 or VDD + 0.4”

Removed 200mA min LU spec, replaced with “Meets or exceeds JEDEC Spec

JESD78B IC Latchup Test”

Removed RP spec for differential input clock pins INX and INX#.

Changed CIN condition to “Measured at 10 MHz”.

Changed PNADD specs for 100kHz, 10MHz, and 20MHz offsets.

3135201

CXQ

01/12/2011

Removed “Preliminary” status heading.

Removed pull-up/pull-down resistors from INx/INx# pins in Logic Block

Diagram.

3090938

CXQ

02/25/2011

Post to external web.

[+] Feedback

CY2DP1510AXCT 数据表(PDF) 12 Page - Cypress Semiconductor

CY2DP1510AXCT 数据表(HTML) 12 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

数据表下载