数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

33781 数据表(PDF) 21 Page - Freescale Semiconductor, Inc

部件名 33781
功能描述  Quad DSI 2.02 Master with
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

33781 数据表(HTML) 21 Page - Freescale Semiconductor, Inc

Back Button 33781 Datasheet HTML 17Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 18Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 19Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 20Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 21Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 22Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 23Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 24Page - Freescale Semiconductor, Inc 33781 Datasheet HTML 25Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 44 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
21
33781
FUNCTIONAL DESCRIPTIONS
FUNCTIONAL INTERNAL BLOCK DESCRIPTION
Spectrum block does this by multiplying the 8-bit value in the
DxFSEL register by 2 and then adding it to the number 320
(decimal). The user must choose a minimum bit time
appropriate for his system. Factors which must be considered
are the slave response time, bus wire delays, and the
minimum idle time needed to recharge the slave H_CAPs for
the channel.
To spread the spectrum beyond this minimum bit time a
random delay based on a multiple of 1/64 MHz periods can
be added to each bit. This delay is created by a Pseudo
Random Bit Sequence Generator from which a 7-bit random
number is created. This number is further qualified by the
maximum number of counts (chosen by the DEV[2:0] bits in
the DxSSCTL registers) allowed beyond the base time
period. The resulting value is added to the minimum bit time
and fed to the bit clock logic, which generates the DSI bit
clock.
It is important for the user to select a maximum deviation
value that is appropriate for the system. A larger maximum
deviation results in spreading the bit energy to more
frequencies. However, this number also establishes the
maximum period for any random bit on that channel. If the
system requires that a minimum number of bits be transferred
within a fixed time period, then the user must select a
minimum base bit time and maximum deviation time that will
meet the criteria.
Figure 12. Spread Spectrum Block Diagram
4MHz Clock
PLL
Divide by 8
24-bit PRBS
7-bit random number
Base Time Period
(from DxFSEL)
Mult x 2
Adder
320
Maximum Count Deviation
(from DxSSCTL)
Deviation
Select
Adder
Bit
Clock
Logic
Bit
Clock
64MHz Clock
3
8
9
10
7
7
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com