数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8309EC 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

部件名 MPC8309EC
功能描述  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8309EC 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Back Button MPC8309EC Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 17Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 82 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
Freescale Semiconductor
13
Clock Input Timing
4
Clock Input Timing
This section provides the clock input DC and AC electrical characteristics for the MPC8309.
NOTE
The rise/fall time on QUICC Engine input pins should not exceed 5 ns. This
should be enforced especially on clock signals. Rise time refers to signal
transitions from 10% to 90% of OVDD; fall time refers to transitions from
90% to 10% of OVDD.
4.1
DC Electrical Characteristics
Table 7 provides the clock input (SYS_CLK_IN/PCI_SYNC_IN) DC specifications for the MPC8309.
These specifications are also applicable for QE_CLK_IN.
4.2
AC Electrical Characteristics
The primary clock source for the MPC8309 can be one of two inputs, SYS_CLK_IN or PCI_SYNC_IN,
depending on whether the device is configured in PCI host or agent mode. Table 8 provides the clock input
(SYS_CLK_IN/PCI_SYNC_IN) AC timing specifications for the MPC8309. These specifications are also
applicable for QE_CLK_IN.
Table 7. SYS_CLK_IN DC Electrical Characteristics
Parameter
Condition
Symbol
Min
Max
Unit
Input high voltage
VIH
2.4
OVDD +0.3
V
Input low voltage
VIL
–0.3
0.4
V
SYS_CLK_IN input current
0 V
 V
IN  OVDD
IIN
—±5
A
SYS_CLK_IN input current
0 V
 V
IN  0.5 V or
OVDD – 0.5 V  VIN OVDD
IIN
—±5
A
SYS_CLK_IN input current
0.5 V
 V
IN  OVDD – 0.5 V
IIN
—±50
A
Table 8. SYS_CLK_IN AC Timing Specifications
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Notes
SYS_CLK_IN frequency
fSYS_CLK_IN
24
66.67
MHz
1
SYS_CLK_IN cycle time
tSYS_CLK_IN
15
41.6
ns
SYS_CLK_IN rise and fall time
tKH, tKL
1.1
2.8
ns
2
PCI_SYNC_IN rise and fall time
tPCH, tPCL
1.1
2.8
ns
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com