FSBH0270 datasheet(4/16 Pages) FAIRCHILD

4 / 16 page

www.fairchildsemi.com

FSBH0F70A_F116, FSBH0170/0270/0370_F116 • Rev. 1.0.1

Pin Configuration

Figure 4.

Pin Configuration and Top Mark Information

Pin Definitions

Pin #

Name

Description

GND

Ground

. SenseFET source terminal on primary side and internal controller ground.

VDD

Power Supply

. The internal protection circuit disables PWM output as long as VDD exceeds the

OVP trigger point.

Feedback

. The signal from the external compensation circuit is fed into this pin. The PWM duty

cycle is determined in response to the signal on this pin and the internal current-sense signal.

VIN

Line-Voltage Detection

. The line-voltage detection is used for brownout protection with

hysteresis and constant output power limit over universal AC input range. This pin has additional

protections that are pull-HIGH latch and pull-LOW auto recovery, depending on the application.

No Connection

. FSBH0F70A_F116

Startup

. For startup, this pin is pulled HIGH to the line input or bulk capacitor via resistors.

Drain

SenseFET Drain

. High-voltage power SenseFET drain connection.

Drain

SenseFET Drain

. High-voltage power SenseFET drain connection.

Drain

SenseFET Drain

. High-voltage power SenseFET drain connection.

F – Fairchild Logo

Z – Plant Code

X – 1-Digit Year Code

Y – 1-Digit Week Code

TT – 2-Digit Die-Run Code

T – Package Type (N:DIP)

P – Y: Green Package

M – Manufacture Flow Code

FSBH0270 数据表(PDF) 4 Page - Fairchild Semiconductor

FSBH0270 数据表(HTML) 4 Page - Fairchild Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载

链接网址

FSBH0270 数据表(PDF) 4 Page - Fairchild Semiconductor

FSBH0270 数据表(HTML) 4 Page - Fairchild Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表 下载

链接网址

数据表下载