数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F2L387CDFA 数据表(PDF) 51 Page - Renesas Technology Corp

部件名 R5F2L387CDFA
功能描述  These groups have data flash (1 KB 횞 4 blocks) with the background operation (BGO)
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F2L387CDFA 数据表(HTML) 51 Page - Renesas Technology Corp

Back Button R5F2L387CDFA Datasheet HTML 47Page - Renesas Technology Corp R5F2L387CDFA Datasheet HTML 48Page - Renesas Technology Corp R5F2L387CDFA Datasheet HTML 49Page - Renesas Technology Corp R5F2L387CDFA Datasheet HTML 50Page - Renesas Technology Corp R5F2L387CDFA Datasheet HTML 51Page - Renesas Technology Corp R5F2L387CDFA Datasheet HTML 52Page - Renesas Technology Corp R5F2L387CDFA Datasheet HTML 53Page - Renesas Technology Corp R5F2L387CDFA Datasheet HTML 54Page - Renesas Technology Corp R5F2L387CDFA Datasheet HTML 55Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 75 page
background image
R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group
5. Electrical Characteristics
R01DS0095EJ0101 Rev.1.01
Page 51 of 72
Apr 15, 2011
Notes:
1.
Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte
writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the
programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
2.
Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3.
In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential
addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example,
when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups
before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further
reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the
number of erase operations to a certain number.
4.
If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase
command at least three times until the erase error does not occur.
5.
Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
6.
40°C for D version.
7.
The data hold time includes time that the power supply is off or the clock is not supplied.
Figure 5.2
Time delay until Suspend
Table 5.7
Flash Memory (Data flash Block A to Block D) Characteristics
(VCC = 2.7 to 5.5 V and Topr =
−20 to 85°C (N version) / −40 to 85°C (D version), unless
otherwise specified.)
Symbol
Parameter
Conditions
Standard
Unit
Min.
Typ.
Max.
Program/erase endurance (1)
10,000 (2)
——
times
Byte program time
(program/erase endurance
1,000 times)
160
1500
µs
Byte program time
(program/erase endurance
> 1,000 times)
300
1500
µs
Block erase time
(program/erase endurance
1,000 times)
—0.2
1
s
Block erase time
(program/erase endurance
> 1,000 times)
—0.3
1
s
td(SR-SUS)
Time delay from suspend request until
suspend
5 + CPU clock
× 3 cycles
ms
Interval from erase start/restart until
following suspend request
0—
ms
Time from suspend until erase restart
30+CPU clock
× 1 cycle
µs
td(CMDRST-
READY)
Time from when command is forcibly
terminated until reading is enabled
30+CPU clock
× 1 cycle
µs
Program, erase voltage
2.7
5.5
V
Read voltage
1.8
5.5
V
Program, erase temperature
20 (6)
—85
°C
Data hold time (7)
Ambient temperature = 55
°C
20
year
FST6 bit
Suspend request
(FMR21 bit)
Fixed time
Clock-dependent
time
Access restart
FST6, FST7: Bit in FST register
FMR21: Bit in FMR2 register
FST7 bit
td(SR-SUS)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com