| 数据搜索系统,热门电子元器件搜索 |
|
CY2DP1502ZXC 数据表(PDF) 1 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CY2DP1502ZXC 数据表(HTML) 1 Page - Cypress Semiconductor |
|
1 / 13 page ![]() CY2DP1502 1:2 LVPECL Fanout Buffer Cypress Semiconductor Corporation • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document Number: 001-56308 Rev. *G Revised April 19, 2011 Features ■ One low-voltage positive emitter-coupled logic (LVPECL) input pair distributed to two LVPECL output pairs ■ 20-ps maximum output-to-output skew ■ 480-ps maximum propagation delay ■ 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset) ■ Up to 1.5-GHz operation ■ 8-pin small outline integrated circuit (SOIC) or 8-pin thin shrunk small outline package (TSSOP) package ■ 2.5-V or 3.3-V operating voltage [1] ■ Commercial and industrial operating temperature range Functional Description The CY2DP1502 is an ultra-low noise, low-skew, low-propagation delay 1:2 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz. Note 1. Input AC-coupling capacitors are required for voltage-translation applications. Logic Block Diagram Q0 Q0# Q1 Q1# IN IN# VDD VSS VDD |
类似零件编号 - CY2DP1502ZXC |
|
类似说明 - CY2DP1502ZXC |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |