数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC24F04KA200 数据表(PDF) 13 Page - Microchip Technology

部件名 PIC24F04KA200
功能描述  Flash Programming Specifications
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC24F04KA200 数据表(HTML) 13 Page - Microchip Technology

Back Button PIC24F04KA200 Datasheet HTML 9Page - Microchip Technology PIC24F04KA200 Datasheet HTML 10Page - Microchip Technology PIC24F04KA200 Datasheet HTML 11Page - Microchip Technology PIC24F04KA200 Datasheet HTML 12Page - Microchip Technology PIC24F04KA200 Datasheet HTML 13Page - Microchip Technology PIC24F04KA200 Datasheet HTML 14Page - Microchip Technology PIC24F04KA200 Datasheet HTML 15Page - Microchip Technology PIC24F04KA200 Datasheet HTML 16Page - Microchip Technology PIC24F04KA200 Datasheet HTML 17Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 26 page
background image
 2010 Microchip Technology Inc.
DS39991A-page 13
PIC24FXXKA2XX
3.7
Writing Configuration Registers
The procedure for writing the Configuration registers is
the same as for writing code memory. The only differ-
ence is that only one word is programmed in each
operation. When writing Configuration registers, one
word is programmed during each operation. Only work-
ing register, W0, is used as a temporary holding register
for the data to be programmed.
Table 3-6
provides
the
default
values
of
the
Configuration registers.
Table 3-6 provides the ICSP programming details for
programming the Configuration registers, including the
serial pattern with the ICSP command code, which
must be transmitted, LSB first, using the PGCx and
PGDx pins (see Figure 3-2). In Step 1 of Table 3-7, the
Reset vector is exited. In Step 2, the NVMCON register
is initialized for programming code memory. In Step 3,
the 24-bit starting destination address for programming
is loaded into the TBLPAG register and W7 register.
TABLE 3-6:
DEFAULT VALUES FOR
CONFIGURATION REGISTER
SERIAL INSTRUCTION
Note:
The TBLPAG register is hard-coded to
0xF8 (the upper byte address of all
locations of the Configuration registers).
Note:
The TBLPAG register must be loaded with
F8h.
Configuration
Registers
Value
FGS
03h
FOSCSEL
87h
FOSC
FFh
FWDT
DFh
FPOR
FBh
FICD(1)
C3h
FDS
FFh
Note 1:
The Configuration register, FICD, is a
reserved location and should be
programmed with the default value given
above.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com