数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

Z8FS040 数据表(PDF) 39 Page - Zilog, Inc.

部件名 Z8FS040
功能描述  ZMOTION Detection and Control Family Featuring Zilog?셲 PIR Technology
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

Z8FS040 数据表(HTML) 39 Page - Zilog, Inc.

Back Button Z8FS040 Datasheet HTML 35Page - Zilog, Inc. Z8FS040 Datasheet HTML 36Page - Zilog, Inc. Z8FS040 Datasheet HTML 37Page - Zilog, Inc. Z8FS040 Datasheet HTML 38Page - Zilog, Inc. Z8FS040 Datasheet HTML 39Page - Zilog, Inc. Z8FS040 Datasheet HTML 40Page - Zilog, Inc. Z8FS040 Datasheet HTML 41Page - Zilog, Inc. Z8FS040 Datasheet HTML 42Page - Zilog, Inc. Z8FS040 Datasheet HTML 43Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 56 page
background image
ZMOTION
TM Detection and Control Family
Product Specification
PS028506-1110
PRELIMINARY
34
Medium
1Dh
12h
Large
46h
2D
PIR Signal (ePIR_Signal)
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Field
PIR Signal
Control
Read
Address
FAH
FBH
PIR Signal (Bits 0-15)
Controlled by PIR engine
These registers contain the last PIR signal obtained by the engine. Each time the engine generates a
new PIR signal sample it will place it in these registers and set the New Sample bit in the PIR Advanced
Status/Control 0 Register. This gives the application direct visibility to the PIR generated signal for
debugging purposes.
Note: The 16 bit value provided by these two 8 bit registers must be read as an atomic operation by the
application. This can be ensured by either using the CPU’s ATM instruction or by disabling interrupts
while reading the two 8 bit registers.
PIR DC Signal Level (ePIR_Signal_DC)
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Field
PIR Signal DC
Control
Read
Address
FCH
FDH
PIR Signal DC Level (Bits 0-15)
Controlled by PIR engine
These registers contain the last PIR signal DC Level calculated by the engine. Each time the engine
generates new control limits it will place the DC component level in these registers.
Note: The 16 bit value provided by these two 8 bit registers must be read as an atomic operation by the
application. This can be ensured by either using the CPU’s ATM instruction or by disabling interrupts
while reading the two 8 bit registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com