数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HT16K33 数据表(PDF) 21 Page - Holtek Semiconductor Inc

部件名 HT16K33
功能描述  RAM Mapping 16*8 LED Controller Driver with keyscan
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HOLTEK [Holtek Semiconductor Inc]
网页  http://www.holtek.com
标志 HOLTEK - Holtek Semiconductor Inc

HT16K33 数据表(HTML) 21 Page - Holtek Semiconductor Inc

Back Button HT16K33 Datasheet HTML 17Page - Holtek Semiconductor Inc HT16K33 Datasheet HTML 18Page - Holtek Semiconductor Inc HT16K33 Datasheet HTML 19Page - Holtek Semiconductor Inc HT16K33 Datasheet HTML 20Page - Holtek Semiconductor Inc HT16K33 Datasheet HTML 21Page - Holtek Semiconductor Inc HT16K33 Datasheet HTML 22Page - Holtek Semiconductor Inc HT16K33 Datasheet HTML 23Page - Holtek Semiconductor Inc HT16K33 Datasheet HTML 24Page - Holtek Semiconductor Inc HT16K33 Datasheet HTML 25Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 47 page
background image
Rev. 1.10
18
�a� 1�� �011
Rev. 1.10
19
�a� 1�� �011
HT16K33
RAM Mapping 16*8 LED Controller Driver with keyscan
Keyscan Timing
The Slave addresses are updated on the keyscan timing as shown:
KS0
KS1
KS2
Input mode
COM1/KS0
COM2/KS1
COM3/KS2
ROW0~15
1 Cycle
Key scan period
Display period
1 Frame
∫∫
Slave address are
updated
Slave address are
updated
Slave address are
updated
AD
KS0
KS1
Input mode
2 Cycle
Key scan period
Display period
1 Frame
AD
KS0
KS1
KS2
Input mode
3 Cycle
Key scan period
Display period
1 Frame
Slave address are
updated
AD
∫∫
∫∫
∫∫
∫∫
KS0
KS1
KS2
Input mode
n Cycle
Key scan period
Display period
1 Frame
AD
COM0/AD
KS2
Keyscan & INT Timing
● The key data is updated and the INT function is changed for keys that have been pressed after 2
key-cycles.
● The INT function is changed when the first key has been pressed.
● When after all the key data has been read that clears the key data RAM and the int flag bit is set to
“0”, the INT pin goes to low when the “act” bit of the row/int set register is set to “1”.
● When after all the key data has been read that clears the key data RAM and the int flag bit is set to
“0”, the INT pin goes to high when the “act” bit of the row/int setup register is set to “0”.
● The INT flag register is shown below.
● I2C bus display data transfer format
INT flag register
(address point at �0H)
D7
D6
D5
D4
D3
D2
D1
D0
INT flag INT flag INT flag INT flag INT flag INT flag INT flag INT flag
● The relationship between keyscan signal to the INT signal time is shown below:
1. When a key is pressed on the KS0 row
KS0
KS1
KS�
Press ke�
INT_flag
1 cycle
2 cycle
INT pin
(active low)
INT pin
(active high)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com