数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LC87F1HC8SA_0812 数据表(PDF) 13 Page - Sanyo Semicon Device

部件名 LC87F1HC8SA_0812
功能描述  8-bit 1-chip Microcontroller with USB-host controller
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SANYO [Sanyo Semicon Device]
网页  https://www.sanyo-av.com/us/
标志 SANYO - Sanyo Semicon Device

LC87F1HC8SA_0812 数据表(HTML) 13 Page - Sanyo Semicon Device

Back Button LC87F1HC8SA_0812 Datasheet HTML 9Page - Sanyo Semicon Device LC87F1HC8SA_0812 Datasheet HTML 10Page - Sanyo Semicon Device LC87F1HC8SA_0812 Datasheet HTML 11Page - Sanyo Semicon Device LC87F1HC8SA_0812 Datasheet HTML 12Page - Sanyo Semicon Device LC87F1HC8SA_0812 Datasheet HTML 13Page - Sanyo Semicon Device LC87F1HC8SA_0812 Datasheet HTML 14Page - Sanyo Semicon Device LC87F1HC8SA_0812 Datasheet HTML 15Page - Sanyo Semicon Device LC87F1HC8SA_0812 Datasheet HTML 16Page - Sanyo Semicon Device LC87F1HC8SA_0812 Datasheet HTML 17Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 27 page
background image
LC87F1HC8SA
No.A1095-13/27
Allowable Operating Conditions at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V
Specification
Parameter
Symbol
Pin/Remarks
Conditions
VDD[V]
min
typ
max
unit
0.245µs
≤ tCYC ≤ 200µs
3.0
5.5
Operating
supply voltage
(Note 2-1)
VDD(1)
VDD1=VDD2=VDD3
0.490µs
≤ tCYC ≤ 200µs Except
in onboard programming mode
2.7
5.5
Memory
sustaining
supply voltage
VHD
VDD1=VDD2=VDD3
RAM and register contents
sustained in HOLD mode.
2.0
5.5
VIH(1)
Ports 0, 1, 2, 3
P71 to P73
P70 port input/
interrupt side
PWM0, PWM1
2.7 to 5.5
0.3VDD
+0.7
VDD
VIH(2)
Port 70 watchdog
timer side
2.7 to 5.5
0.9VDD
VDD
High level
input voltage
VIH(3)
XT1, XT2, CF1, RES
2.7 to 5.5
0.75VDD
VDD
VIL(1)
4.0 to 5.5
VSS
0.1VDD
+0.4
VIL(2)
Ports 1, 2, 3
P71 to P73
P70 port input/
interrupt side
2.7 to 4.0
VSS
0.2VDD
VIL(3)
4.0 to 5.5
VSS
0.15VDD
+0.4
VIL(4)
Port 0
PWM0, PWM1
2.7 to 4.0
VSS
0.2VDD
VIL(5)
Port 70 watchdog
timer side
2.7 to 5.5
VSS
0.8VDD
-1.0
Low level
input voltage
VIL(6)
XT1, XT2, CF1, RES
2.7 to 5.5
VSS
0.25VDD
V
3.0 to 5.5
0.245
200
Instruction
cycle time
(Note 2-2)
tCYC
Except for onboard programming
mode
2.7 to 5.5
0.490
200
μs
• CF2 pin open
• System clock frequency
division ratio=1/1
• External system clock duty
=50
±5%
3.0 to 5.5
0.1
12
External
system clock
frequency
FEXCF(1)
CF1
• CF2 pin open
• System clock frequency
division ratio=1/1
• External system clock duty
=50
±5%
2.7 to 5.5
0.1
6
MHz
FmCF(1)
CF1, CF2
When 12MHz ceramic oscillation
See Fig. 1.
3.0 to 5.5
12
FmCF(2)
CF1, CF2
When 6MHz ceramic oscillation
See Fig. 1.
2.7 to 4.5
6
FmRC
Internal RC oscillation
2.7 to 5.5
0.3
1.0
2.0
MHz
Oscillation
frequency
range
(Note 2-3)
FsX’tal
XT1, XT2
32.768kHz crystal oscillation
See Fig. 2.
2.7 to 5.5
32.768
kHz
Note 2-1: VDD must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.
Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at
a division ratio of 1/2.
Note 2-3: See Tables 1 and 2 for the oscillation constants.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com