ADP5034ACPZ-2-R7 datasheet(18/28 Pages) AD

18 / 28 page

ADP5034

Data Sheet

Rev. A | Page 18 of 28

the input conditions change again and the required duty cycle

falls, the buck immediately restarts PWM regulation without

allowing overshoot on the output voltage.

Each LDO output voltage is set through external resistor dividers

as shown in Figure 48 for LDO1. The output voltage can option-

ally be factory programmed to default values as indicated in the

Ordering Guide section. In this event, Ra and Rb are not needed,

and FB3 must be connected to the top of the capacitor on VOUT3.

Active Pull-Downs

All regulators have optional, factory programmable, active pull-

down resistors discharging the respective output capacitors

when the regulators are disabled. The pull-down resistors are

connected between VOUTx and AGND. Active pull-downs are

disabled when the regulators are turned on. The typical value of

the pull-down resistor is 600 Ω for the LDOs and 75 Ω for the

bucks. Figure 46 shows the activation timings for the active

pull-downs during regulator activation and deactivation.

LDO1

FB3

VOUT3

VIN3

1µF

VOUT3 = VFB3

+ 1

LDO1 AND LDO2

Figure 48. LDO1 External Output Voltage Setting

The ADP5034 contains two LDOs with low quiescent current

and low dropout linear regulators, and provides up to 300 mA

of output current. Drawing a low 10 μA quiescent current

(typical) at no load makes the LDO ideal for battery-operated

portable equipment.

The LDOs also provide high power supply rejection ratio

(PSRR), low output noise, and excellent line and load transient

response with only a small 1 μF ceramic input and output

capacitor.

Each LDO operates with an input voltage of 1.7 V to 5.5 V. The

wide operating range makes these LDOs suitable for cascading

configurations where the LDO supply voltage is provided from

one of the buck regulators.

LDO1 is optimized to supply analog circuits because it offers

better noise performance compared to LDO2. LDO1 should be

used in applications where noise performance is critical.

ADP5034ACPZ-2-R7 数据表(PDF) 18 Page - Analog Devices

ADP5034ACPZ-2-R7 数据表(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载