| 数据搜索系统,热门电子元器件搜索 |
|
R5F2136CSDFP 数据表(PDF) 55 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F2136CSDFP 数据表(HTML) 55 Page - Renesas Technology Corp |
|
55 / 61 page ![]() R8C/36T-A Group 4. Electrical Characteristics R01DS0055EJ0100 Rev.1.00 Page 55 of 58 Dec 09, 2011 i = 0 or 1 Note: 1. External pin load condition CL = 30 pF i = 0 or 1 Figure 4.9 Input and Output Timing of Serial Interface (i = 0 or 1) Table 4.24 Timing Requirements of Serial Interface (Internal clock selected as transfer clock (master communication)) Symbol Parameter Standard Unit Vcc = 2.2 V, Topr = 25°C Vcc = 3 V, Topr = 25°C Vcc = 5 V, Topr = 25°C Min. Max. Min. Max. Min. Max. td(C-Q) TXDi output delay time ― 200 ― 30 ― 10 ns tsu(D-C) RXDi input setup time (1) 150 ― 120 ― 90 ― ns th(C-D) RXDi input hold time 90 ― 90 ― 90 ― ns Table 4.25 Timing Requirements of Serial Interface (External clock selected as transfer clock (slave communication)) Symbol Parameter Standard Unit Vcc = 2.2 V, Topr = 25°C Vcc = 3 V, Topr = 25°C Vcc = 5 V, Topr = 25°C Min. Max. Min. Max. Min. Max. tc(CK) CLKi input cycle time 800 ― 300 ― 200 ― ns tW(CKH) CLKi input high width 400 ― 150 ― 100 ― ns tW(CKL) CLKi input low width 400 ― 150 ― 100 ― ns td(C-Q) TXDi output delay time ― 200 ― 120 ― 90 ns tsu(D-C) RXDi input setup time 150 ― 30 ― 10 ― ns th(C-D) RXDi input hold time 90 ― 90 ― 90 ― ns tW(CKH) tC(CK) tW(CKL) th(C-Q) th(C-D) tsu(D-C) td(C-Q) CLKi TXDi RXDi |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |