R5F5630ECDLK datasheet(75/165 Pages) RENESAS

75 / 165 page

R01DS0060EJ0100 Rev.1.00

Page 75 of 168

Sep 13, 2011

RX630 Group

4. I/O Registers

I/O Registers

This section gives information on the on-chip I/O register addresses. The information is given as shown below. Notes on

writing to registers are also given at the end.

(1)

I/O register addresses (address order)

 Registers are listed from the lower allocation addresses.

 Registers are classified according to module symbols.

 The number of access cycles indicates the number of cycles based on the specified reference clock.

 Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses

must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and

subsequent operations cannot be guaranteed.

(2)

Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write.

This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the

operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be

executed after the post-update I/O register value is actually reflected.

[Examples of cases requiring special care]

 The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERn of the

ICU (interrupt request enable bit) cleared to 0.

 A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power

consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following

procedure and then execute the subsequent instruction.

(a)

Write to an I/O register.

(b)

Read the value from the I/O register to a general register.

(c)

Execute the operation using the value read.

(d)

Execute the subsequent instruction.

[Instruction examples]

 Byte-size I/O registers

MOV.L #SFR_ADDR, R1

MOV.B #SFR_DATA, [R1]

CMP

[R1].UB, R1

;; Next process

 Word-size I/O registers

MOV.L #SFR_ADDR, R1

MOV.W #SFR_DATA, [R1]

CMP

[R1].W, R1

;; Next process

R5F5630ECDLK 数据表(PDF) 75 Page - Renesas Technology Corp

R5F5630ECDLK 数据表(HTML) 75 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载