数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PA3312-N24-R 数据表(PDF) 2 Page - Unisonic Technologies

部件名 PA3312-N24-R
功能描述  DUAL 2.6W AUDIO POWER AMPLIFIER WITH FOUR SELECTABLE GAIN SETTINGS
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  UTC [Unisonic Technologies]
网页  http://www.utc-ic.com
标志 UTC - Unisonic Technologies

PA3312-N24-R 数据表(HTML) 2 Page - Unisonic Technologies

  PA3312-N24-R Datasheet HTML 1Page - Unisonic Technologies PA3312-N24-R Datasheet HTML 2Page - Unisonic Technologies PA3312-N24-R Datasheet HTML 3Page - Unisonic Technologies PA3312-N24-R Datasheet HTML 4Page - Unisonic Technologies PA3312-N24-R Datasheet HTML 5Page - Unisonic Technologies PA3312-N24-R Datasheet HTML 6Page - Unisonic Technologies PA3312-N24-R Datasheet HTML 7Page - Unisonic Technologies PA3312-N24-R Datasheet HTML 8Page - Unisonic Technologies PA3312-N24-R Datasheet HTML 9Page - Unisonic Technologies Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
PA3312
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
2 of 10
www.unisonic.com.tw
QW-R107-055.A
PIN CONFIGURATION
PIN DESCRIPTION
PIN NO
PIN NAME
I/O
DESCRIPTION
1, 12, 13, 24
GND
Ground connection for circuitry. Connected to the thermal pad.
11
BYPASS
Tap to voltage divider for internal mid-supply bias generator
2
GAIN0
I
Bit 0 of gain control
3
GANIN1
I
Bit 1 of gain control
5
LLINEIN
I
Left-channel line input, selected when SE/BTL is held low
6
LHPIN
I
Left-channel headphone input, selected when SE/BTL is held high
7, 18
PVDD
I
Power supply for output stage
8
RIN
I
Common right input for fully differential input. AC ground for single-ended
inputs.
10
LIN
I
Common left input for fully differential input. AC ground for single-ended
inputs.
14
PC-BEEP
I
For PC Beep mode. PC-BEEP is enabled when a > 1.5-V (peak-to-peak)
square wave is input
17
HP/LINE
I
HP/LINE is the input MUX control input. When the HP/LINE terminal is
held high, the headphone inputs (LHPIN or RHPIN [6, 20]) are active.
When the HP/LINE terminal is held low, the line inputs (LLINEIN or
RLINEIN [5, 23]) are active.
15
SE/BTL
I
Hold SE/BTL low for BTL mode and hold high for SE mode.
19
VDD
I
Analog VDD input supply. This terminal needs to be isolated from PVDD to
achieve highest performance.
20
RHPIN
I
Right-channel headphone input, selected when SE/BTL is held high
23
RLINEIN
I
Right-channel line input, selected when SE/BTL is held low
22
SHUTDOWN
I
Places entire IC in shutdown mode when held low, except PC-BEEP
remains active
4
LOUT+
O
Left-channel positive output in BTL mode and positive output in SE mode
9
LOUT-
O
Left-channel negative output in BTL mode and high-impedance in SE
mode
21
ROUT+
O
Right-channel positive output in BTL mode and positive output in SE
mode
16
ROUT-
O
Right-channel negative output in BTL mode and high-impedance in SE
mode



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com