| 数据搜索系统,热门电子元器件搜索 |
|
LTC2913 数据表(PDF) 6 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2913 数据表(HTML) 6 Page - Linear Technology |
|
6 / 16 page ![]() LTC2960 6 2960f PIN FUNCTIONS ADJ: Reset Threshold Adjustment Input. Tie to resistive divider to configure desired reset threshold. DVCC: (LTC2960-3/LTC2960-4) Logic Supply Input. Used for setting the logic swing of the RST and OUT outputs. Useful for interfacing with logic voltages different from VCC. Bypass DVCC with 0.1μF to GND. Grounding DVCC allows OUT and RST to act as open drain outputs. Exposed Pad (DFN Only): Exposed pad may be left floating or connected to device ground. GND: Device ground. IN–: (LTC2960-2/LTC2960-4) IN– Threshold Adjustment Input. Tie to resistive divider to configure required thresh- old. Tie to GND if unused. IN+: (LTC2960-1/LTC2960-3) IN+ Threshold Adjustment Input. Tie to resistive divider to configure required thresh- old. Tie to GND if unused. MR: Manual Reset Input. Attach a push-button switch or logic signal between this input and ground. A logic low on this input pulls RST low. When the MR input returns to logic high, RST returns high after a reset timeout period has expired. Leave open if unused. OUT: (LTC2960-1/LTC2960-3) Pulls low when monitored voltage falls below the IN+ threshold. Released when the IN+ voltage rises above its threshold by 5%. For the LTC2960-3, OUT is driven by DVCC when logic high. OUT is open drain if DVCC is grounded. Leave open if unused. (LTC2960-2/LTC2960-4) OUT pulls low when the monitored voltage rises above the IN– threshold. Released when monitored voltage falls below IN– threshold by 5%. For the LTC2960-4, OUT is driven to DVCC for a logic high. OUT is open drain if DVCC is grounded. Leave open if unused. RST: Reset Output. Pulls low when monitored voltage falls below the reset (ADJ) threshold. RST is released after monitored voltage exceeds the reset threshold plus 2.5% hysteresis and after reset timeout period has expired. For the LTC2960-3/LTC2960-4, RST is driven to DVCC for a logic high. RST is open drain if DVCC is grounded. Leave open if unused. RT: (LTC2960-1/LTC2960-2) Reset Timeout Period Se- lection Input. Tie to GND for 15ms delay. Tie to VCC for 200ms delay. VCC: Power Supply Input. When VCC falls below the falling UVLO threshold, the outputs are pulled low. If VCC falls below 1.2V the logic state of the outputs cannot be guar- anteed. Bypass VCC with 0.1μF to GND. Use appropriate voltage rating for bypass capacitor. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |