数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

SP3490 数据表(PDF) 3 Page - Sipex Corporation

部件名 SP3490
功能描述  3.3V Low Power Full Duplex RS-485 Transceivers with 10Mbps Data Rate
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SIPEX [Sipex Corporation]
网页  http://www.sipex.com
标志 SIPEX - Sipex Corporation

SP3490 数据表(HTML) 3 Page - Sipex Corporation

  SP3490 Datasheet HTML 1Page - Sipex Corporation SP3490 Datasheet HTML 2Page - Sipex Corporation SP3490 Datasheet HTML 3Page - Sipex Corporation SP3490 Datasheet HTML 4Page - Sipex Corporation SP3490 Datasheet HTML 5Page - Sipex Corporation SP3490 Datasheet HTML 6Page - Sipex Corporation SP3490 Datasheet HTML 7Page - Sipex Corporation SP3490 Datasheet HTML 8Page - Sipex Corporation SP3490 Datasheet HTML 9Page - Sipex Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
3
Rev. 10/11/02
SP3490/3491 Low Power Full-Duplex RS485 Transceivers
© Copyright 2002 Sipex Corporation
SPECIFICATIONS (continued)
T
AMB = TMIN to TMAX and VCC = 3.3V ± 5% unless otherwise noted.
PARAMETERS
MIN.
TYP.
MAX.
UNITS
CONDITIONS
SP3490 RECEIVER
AC Characteristics
Maximum Data Rate
10
Mbps
Receiver Input to Output, t
PLH
40
70
120
ns
Figures 6 and 11
85
ns
T
AMB = 25
oC, V
CC = 3.3V, Figures 6 and 11
Receiver Input to Output, t
PHL
40
70
120
ns
Figures 6 and 11
85
ns
T
AMB = 25
oC, V
CC = 3.3V, Figures 6 and 11
Differential Receiver Skew
4
ns
t
PHL(A) - tPLH(A) , tPHL(B) - tPLH(B) ,
Figures 6 and 11
POWER REQUIREMENTS
Supply Voltage
+3.0
+3.6
Volts
Supply Current
1000
2000
µA
DE = V
CC
800
1500
DE = 0
Figure 4. Driver Enable and Disable Timing Circuit,
Output HIGH
Figure 5. Driver Enable and Disable Timing Circuit,
Output LOW
Figure 1. Driver DC Test Load Circuit
Figure 2. Driver Propagation Delay Test Circuit
GENERATOR
(NOTE 1)
50Ω
VCC
S1
VDM
RL = 27Ω
OUT
CL = 15pF
(NOTE 2)
VOM =
1.5V
VOH + VOL
2
D
GENERATOR
(NOTE 1)
50Ω
S1
RL = 110Ω
OUT
CL = 50pF
(NOTE 2)
VOM =
1.5V
VOH + VOL
2
D
GENERATOR
(NOTE 1)
50Ω
S1
RL = 110Ω
OUT
CL = 50pF
(NOTE 2)
D
0V OR 3V
VCC
R
R
VOC
D
VCC
VOD
Figure 6. Receiver Propagation Delay Test Circuit
GENERATOR
(NOTE 1)
50Ω
1.5V
0V
VID
R
OUT
CL = 15pF
(NOTE 2)
VOM = VCC
2
GENERATOR
(NOTE 1)
50Ω
CL
OUT
D
VCC
RL =
60Ω
CL = 15pF (NOTE 2)
Figure 3. Driver Differential Output Delay and
Transition Time Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com