数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SP8530AS 数据表(PDF) 7 Page - Sipex Corporation

部件名 SP8530AS
功能描述  S2ADC - Simultaneous Sampling Analog to Digital Converter
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SIPEX [Sipex Corporation]
网页  http://www.sipex.com
标志 SIPEX - Sipex Corporation

SP8530AS 数据表(HTML) 7 Page - Sipex Corporation

Back Button SP8530AS Datasheet HTML 3Page - Sipex Corporation SP8530AS Datasheet HTML 4Page - Sipex Corporation SP8530AS Datasheet HTML 5Page - Sipex Corporation SP8530AS Datasheet HTML 6Page - Sipex Corporation SP8530AS Datasheet HTML 7Page - Sipex Corporation SP8530AS Datasheet HTML 8Page - Sipex Corporation SP8530AS Datasheet HTML 9Page - Sipex Corporation SP8530AS Datasheet HTML 10Page - Sipex Corporation SP8530AS Datasheet HTML 11Page - Sipex Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
SP8530DS/01
SP8530 S2ADC
TM - Simultaneous Sampling Analog to Digital Converter
© Copyright 2000 Sipex Corporation
7
supply lines can degrade the converters
performance, especially corrupting are noise
and spikes from a switching power supply.
The ground pins (AGND and VSS) on the
SP8530 are separated internally and should be
connected to each other under the converter.
Applying the
technique of using separate
analog and digital ground planes is usually the
best way to preserve dynamic performance and
reduce noise coupling into sensitive converter
circuits. Where any compromise must be made
the common return of the analog input signal
should be referenced to the AGND pin of the
converter. This prevents any voltage drops that
might occur in the power supply's common
return from appearing in series with the input
signal.
Coupling between analog and digital lines should
be minimized by careful layout. For instance, if
analog and digital lines must cross they should
do so at right angles. Parallel analog and digital
lines should be separated from each other by a
trace connected to common.
If external gain and offset potentiometers are
used, the potentiometers and related resistors
should be located as close to the SP8530 as
possible.
Minimizing “Glitches”
Coupling of external transients into an analog to
digital converter can cause errors which are
difficult to debug. In addition to the above
discussions on layout considerations, bypassing
and grounding, there are several other useful
steps that can be taken to get the best analog
performance from a system using the SP8530
converters. These potential system problem
sources are particularly important to consider
when developing a new system, and looking for
causes of errors in breadboards.
First, care should be taken to avoid transients
during critical times in the sampling and
conversion process. Since the SP8530 has a
internal sample/hold function, the signal that
puts the device into hold state (CS going low) is
critical, as it would be on any sample/hold
amplifier. The CS falling edge should have a 5
to 10 ns transition time, low jitter, and have
minimal ringing, especially during the first 20ns
after it falls.
Layout Considerations (cont.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com