| 数据搜索系统,热门电子元器件搜索 |
|
SL34119D 数据表(PDF) 5 Page - System Logic Semiconductor |
|
|
|||||||||||||||||||||||||||||
SL34119D 数据表(HTML) 5 Page - System Logic Semiconductor |
|
5 / 6 page ![]() SL34119 System Logic Semiconductor SLS ELECTRICAL CHARACTERISTICS(T A = -10 to +70 °C, V CD = 0 V) Symbol Parameter Test Conditions Guaranteed Limits Unit Min Max AMPLIFIERS (AC CHARACTERISTICS) ri AC Input Resistance (VIN) 22.5 - M Ω AVOL1 Open Loop Gain (Amplifier #1) f = 100 Hz, VCC = 6.0 V, VFC2 = 2.65 V 60 - dB AV2 Closed Loop Gain (Amplifier #2) f = 1.0 KHz, VCC = 6.0 V, RL=32 Ω -0.35 +0.35 dB GBW Gain Bandwidth Product 1.125 - MHz POUT3 POUT12 Output Power VCC = 3.0 V, RL = 16 Ω, THD ≤ 10%, V FC2 = 1.15 V VCC = 12.0 V, RL = 100 Ω, THD ≤ 10%, V FC2=12 V 55 400* - - mW THD Total Harmonic Distortion VCC = 6.0 V, RL = 32 Ω, f = 1.0 KHz, POUT = 125 mW - 5.0 % PSRR Power Supply Rejection VCC = 6.0 V, ∆V CC = 3.0 V, C1 = ∞, C2 = 0.01 µF 35 - dB GMT Muting VCC = 6.0 V, f = 1.0 kHz, CD = 2.0 V 50 - dB POWER SUPPLY ICC1 ICC2 Maximum Power Supply Current VCC =3.0 V, RL = ∞,CD=0.8V VCC =3.0 V, RL = ∞,CD=2.0V - - 5.0 125 mA µA * @25 °C Figure 1. POWER SUPPLY CURRENT Figure 2. DEVICE DISSIPATION 8.0 Ω LOAD |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |