| 数据搜索系统,热门电子元器件搜索 |
|
SL4518B 数据表(PDF) 4 Page - System Logic Semiconductor |
|
|
|||||||||||||||||||||||||||||
SL4518B 数据表(HTML) 4 Page - System Logic Semiconductor |
|
4 / 6 page ![]() SL4518B System Logic Semiconductor SLS AC ELECTRICAL CHARACTERISTICS(C L=50pF, RL=200k Ω, Input t r=tf=20 ns) VCC Guaranteed Limit Symbol Parameter V ≥-55°C 25 °C ≤125°C Unit fmax Maximum Clock Frequency, (Figure 1) 5.0 10 15 1.5 3 4 1.5 3 4 0.75 1.5 2 MHz tPHL, tPLH Maximum Propagation Delay, Clock or Enable to Output (Figures 1,3) 5.0 10 15 560 230 160 560 230 160 1120 460 320 ns tPHL Maximum Propagation Delay, Reset to Output (Figure 2) 5.0 10 15 650 225 170 650 225 170 1300 450 340 ns tTHL, tTLH Maximum Output Transition Time, Any Output (Figure 1) 5.0 10 15 200 100 80 200 100 80 400 200 160 ns CIN Maximum Input Capacitance - 7.5 pF TIMING REQUIREMENTS(C L=50pF, RL=200 k Ω, Input t r=tf=20 ns) VCC Guaranteed Limit Symbol Parameter V ≥-55°C 25 °C ≤125°C Unit tw Minimum Pulse Width, Clock (Figure 1) 5.0 10 15 200 100 70 200 100 70 400 200 140 ns tw Minimum Pulse Width, Reset (Figure 2) 5.0 10 15 250 110 80 250 110 80 500 220 160 ns tw Minimum Pulse Width, Enable (Figure 3) 5.0 10 15 400 200 140 400 200 140 800 400 280 ns tr, tf Maximum Input Rise and Fall Times (Figure 1) 5.0 10 15 15 5 5 15 5 5 15 5 5 µs |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |