| 数据搜索系统,热门电子元器件搜索 |
|
SL74HC374 数据表(PDF) 1 Page - System Logic Semiconductor |
|
|
|||||||||||||||||||||||||||||
SL74HC374 数据表(HTML) 1 Page - System Logic Semiconductor |
|
1 / 5 page ![]() SL74HC374 System Logic Semiconductor SLS Octal 3-State Noninverting D Flip-Flop High-Performance Silicon-Gate CMOS The SL74HC374 is identical in pinout to the LS/ALS374. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. Data meeting the setup and hold time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip -flops, but when Output Enable is high, the outputs are forced to the high-impedance state; thus, data may be stored even when the outputs are not enabled. • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Voltage Range: 2.0 to 6.0 V • Low Input Current: 1.0 µA • High Noise Immunity Characteristic of CMOS Devices ORDERING INFORMATION SL74HC374N Plastic SL74HC374D SOIC TA = -55 ° to 125° C for all packages FUNCTION TABLE Inputs Output Output Enable Clock D Q L H H L L L L L,H, X no change H X X Z X = don’t care Z = high impedance LOGIC DIAGRAM PIN 20=VCC PIN 10 = GND PIN ASSIGNMENT |
类似零件编号 - SL74HC374 |
|
类似说明 - SL74HC374 |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |